MT41J128M8 MDTIC [Micon Design Technology Corporation], MT41J128M8 Datasheet - Page 93

no-image

MT41J128M8

Manufacturer Part Number
MT41J128M8
Description
1Gb: x4, x8, x16 DDR3 SDRAM
Manufacturer
MDTIC [Micon Design Technology Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT41J128M8BY-0 MS:B
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
MT41J128M8DA-15
Manufacturer:
SIEMENS
Quantity:
1
Part Number:
MT41J128M8HX-125:D
Manufacturer:
MICRON
Quantity:
11 200
Part Number:
MT41J128M8HX-15E:D
Manufacturer:
MT
Quantity:
1 831
Part Number:
MT41J128M8HX-15E:D TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT41J128M8HX-187E
Manufacturer:
IDT
Quantity:
75
Part Number:
MT41J128M8HX-187E:D TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT41J128M8JP-107:G
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
MT41J128M8JP-107:G
Quantity:
8 800
Part Number:
MT41J128M8JP-125:G
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT41J128M8JP-125:G
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
MT41J128M8JP-15 E
Quantity:
800
Part Number:
MT41J128M8JP-15E AIT:G
Manufacturer:
Micron Technology Inc
Quantity:
10 000
NO OPERATION (NOP)
ZQ CALIBRATION
ZQ CALIBRATION LONG (ZQCL)
ZQ CALIBRATION SHORT (ZQCS)
ACTIVATE
READ
PDF: 09005aef826aa906/Source: 09005aef82a357c3
1Gb_DDR3_4.fm - Rev. D 8/1/08 EN
The NOP command (CS# LOW) prevents unwanted commands from being registered
during idle or wait states. Operations already in progress are not affected.
The ZQCL command is used to perform the initial calibration during a power-up initial-
ization and reset sequence (see Figure 51 on page 107). This command may be issued at
any time by the controller depending on the system environment. The ZQCL command
triggers the calibration engine inside the DRAM. After calibration is achieved, the cali-
brated values are transferred from the calibration engine to the DRAM I/O, which are
reflected as updated R
The DRAM is allowed a timing window defined by either
the full calibration and transfer of values. When ZQCL is issued during the initialization
sequence, the timing parameter
complete, subsequent ZQCL commands require the timing parameter
satisfied.
The ZQCS command is used to perform periodic calibrations to account for small
voltage and temperature variations. The shorter timing window is provided to perform
the reduced calibration and transfer of values as defined by timing parameter
ZQCS command can effectively correct a minimum of 0.5 percent R
impedance error within 64 clock cycles, assuming the maximum sensitivities specified
in Table 40 on page 56 and Table 41 on page 57.
The ACTIVATE command is used to open (or activate) a row in a particular bank for a
subsequent access. The value on the BA[2:0] inputs selects the bank, and the address
provided on inputs A[n:0] selects the row. This row remains open (or active) for accesses
until a PRECHARGE command is issued to that bank.
A PRECHARGE command must be issued before opening a different row in the same
bank.
The READ command is used to initiate a burst read access to an active row. The address
provided on inputs A[2:0] selects the starting column address depending on the burst
length and burst type selected (see Table 68 on page 111 for additional information).
The value on input A10 determines whether or not auto precharge is used. If auto
precharge is selected, the row being accessed will be precharged at the end of the READ
burst. If auto precharge is not selected, the row will remain open for subsequent
accesses. The value on input A12 (if enabled in the mode register) when the READ
command is issued determines whether BC4 (chop) or BL8 is used. After a READ
command is issued, the READ burst may not be interrupted. A summary of READ
commands is shown in Table 64 on page 94.
ON
and ODT values.
93
t
ZQ
INIT
Micron Technology, Inc., reserves the right to change products or specifications without notice.
must be satisfied. When initialization is
1Gb: x4, x8, x16 DDR3 SDRAM
t
ZQ
INIT
©2006 Micron Technology, Inc. All rights reserved.
or
t
ON
ZQ
t
and R
OPER
ZQ
Commands
OPER
to perform
TT
t
ZQCS. A
to be

Related parts for MT41J128M8