XC7300FM Xilinx, XC7300FM Datasheet - Page 2

• Manufacturer Part Number: XC7300FM
• Description: XC7300 CMOS EPLD Family
• Manufacturer: Xilinx

XC7300 EPLD Family
Figure 1. XC7300 Device Block Diagram
mize power dissipation. Designers can operate speed-criti-
cal paths at maximum performance, while non-critical
paths dissipate less power.
Xilinx development software supports XC7300 EPLD
design using third-party schematic entry tools, HDL com-
pilers, or direct equation-based text files. Using a PC or a
workstation and one of these design capture methods,
designs are automatically mapped to an XC7300 EPLD in
a matter of minutes.
The XC7300 devices are available in plastic and ceramic
leaded chip carriers, pin-grid-array (PGA), ball-grid-array
(BGA), and quad flat pack (QFP) packages. Package
options include both windowed ceramic for design proto-
types and one-time programmable plastic versions for
cost-effective production volume.
Architecture
The XC7300 architecture consists of multiple programma-
ble Function Blocks interconnected by a UIM as shown in
Figure 1. The Dual-Block architecture contains two types of
function blocks: Fast Function Blocks and High-Density
Function Blocks. Both types of function blocks, and the I/O
blocks, are interconnected through the UIM.
Fast Function Blocks
The Fast Function Block has 24 inputs which can be indi-
vidually selected from the UIM, 12 fast input pins, or the
nine Macrocell feedbacks from the Fast Function Block.
The programmable AND array in each Fast Function Block
generates 45 product terms to drive the nine Macrocells in
Output
Block
I/O
FFB
FB
FB
2-2
Input
UIM
each Fast Function Block. Each Macrocell can be config-
ured for registered or combinatorial logic. See Figure 2.
Five product terms from the programmable AND array are
allocated to each Macrocell. Four of these product terms
are ORed together and may be optionally inverted before
driving the input of a programmable D-type flip-flop. The
fifth product term drives the asynchronous active-High pro-
grammable Reset or Set Input to the Macrocell flip-flop.
The flip-flop can be configured as a D-type or Toggle flip-
flop, or transparent for combinatorial outputs.
Two fast function block Macrocell differences exist when
comparing the XC7336 FFB to the XC7354, XC7372 and
XC73108 FFBs.
In the XC7336, five product terms from the programmable
AND array are allocated to each Macrocell. Four of these
product-terms are OR’d together and may be optionally
inverted before driving the input of a programmable D-type
flip-flop. The fifth product-term drives the asynchronous
active High programmable Set or Reset input to the Macro-
cell flip-flop. The flip-flop can be configured as a D-type or
Toggle flip-flop, or transparent for combinatorial outputs.
See Figure 2.
In the XC7354, XC7372 and XC73108, five product terms
from the programmable AND array are allocated to each
Macrocell. Four of these product-terms are OR’d together,
inverted and drive the input of a programmable D-type flip-
flop. The fifth product-term drives the asynchronous active
High programmable Set input to the Macrocell flip-flop. The
flip-flop can be configured as a D-type flip-flop or transpar-
ent for combinatorial outputs. See Figure 3.
FFB
FB
FB
Output
Block
I/O
X3204