MPC857DSL Motorola, MPC857DSL Datasheet - Page 3

no-image

MPC857DSL

Manufacturer Part Number
MPC857DSL
Description
(MPC857 / MPC862) Hardware Specifications
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC857DSLCVR66B
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC857DSLCVR66B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC857DSLCZQ66B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC857DSLVR50B
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC857DSLVR50B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC857DSLVR66B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC857DSLZP50B
Manufacturer:
TI
Quantity:
101
Part Number:
MPC857DSLZQ50B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
MOTOROLA
— Optional statistical cell counters per PHY
— UTOPIA level 2 compliant interface with added FIFO buffering to reduce the total cell
— Multi-PHY support on the MPC857T
— Four PHY support on the MPC857DSL
— Parameter RAM for both SPI and I
— Supports full-duplex UTOPIA both master (ATM side) and slave (PHY side) operation using a
— AAL2/VBR functionality is ROM-resident
Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
32 address lines
Memory controller (eight banks)
— Contains complete dynamic RAM (DRAM) controller
— Each bank can be a chip select or RAS to support a DRAM bank
— Up to 30 wait states programmable per memory bank
— Glueless interface to Page mode/EDO/SDRAM, SRAM, EPROMs, flash EPROMs, and other
— DRAM controller programmable to support most size and speed memory interfaces
— Four CAS lines, four WE lines, one OE line
— Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
— Variable block sizes (32 Kbyte–256 Mbyte)
— Selectable write protection
— On-chip bus arbitration logic
General-purpose timers
— Four 16-bit timers cascadable to be two 32-bit timers
— Gate mode can enable/disable counting
— Interrupt can be masked on reference match and event capture
Fast Ethernet controller (FEC)
— Simultaneous MII (10/100Base-T) and UTOPIA operation when using the UTOPIA
System integration unit (SIU)
— Bus monitor
— Software watchdog
— Periodic interrupt timer (PIT)
— Low-power stop mode
— Clock synthesizer
— Decrementer, time base, and real-time clock (RTC) from the PowerPC architecture
— Reset controller
— IEEE 1149.1 test access port (JTAG)
Interrupts
— Seven external interrupt request (IRQ) lines
transmission time. (The earlier UTOPIA level 1 specification is also supported.)
“split” bus
memory devices.
multiplexed bus.
MPC862/857T/857DSL Hardware Specifications
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
2
C can be relocated without RAM-based microcode
Features
3

Related parts for MPC857DSL