PCA9548 Philips Semiconductors, PCA9548 Datasheet - Page 8

no-image

PCA9548

Manufacturer Part Number
PCA9548
Description
8-channel I2C switch with reset
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCA9548A
Manufacturer:
INTERSIL
Quantity:
30
Part Number:
PCA9548ABS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9548ABS
0
Company:
Part Number:
PCA9548ABS
Quantity:
490
Part Number:
PCA9548ABS,118
Manufacturer:
VISHAY
Quantity:
14 989
Part Number:
PCA9548AD
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9548ADGVR
Manufacturer:
TI
Quantity:
2 780
Part Number:
PCA9548ADGVR
0
Part Number:
PCA9548ADWR
Manufacturer:
NXP
Quantity:
12 511
Part Number:
PCA9548ADWR
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
PCA9548AP
Manufacturer:
NXP
Quantity:
12 000
Part Number:
PCA9548APW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9548APW
0
Company:
Part Number:
PCA9548APW
Quantity:
36
Company:
Part Number:
PCA9548APW,118
Quantity:
50 000
Part Number:
PCA9548APWR
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
PCA9548APWR
0
Philips Semiconductors
Acknowledge
The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits
is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an
extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an
acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down
the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock
pulse, set-up and hold times must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of
the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.
2004 Sep 30
8-channel I
BY TRANSMITTER
DATA OUTPUT
2
DATA OUTPUT
BY RECEIVER
C switch with reset
SCL FROM
SDA
SDA
MASTER
start condition
start condition
S
S
START condition
1
1
S
1
1
SLAVE ADDRESS
1
SLAVE ADDRESS
1
Figure 9. Acknowledgement on the I
0
0
A2
A2
Figure 10. WRITE control register
Figure 11. READ control register
1
A1
A1
A0
A0
R/W
1
R/W
0
2
A
acknowledge
from slave
A
acknowledge
from slave
8
B7
B7
B6
CONTROL REGISTER
not acknowledge
CONTROL REGISTER
B6
B5
acknowledge
B5
B4
8
B4
2
B3
C-bus
B3
B2
B2
no acknowledge
from master
B1
acknowledge
from slave
B1
9
B0
B0
last byte
NA
SW01032
A
P
stop condition
P
clock pulse for
acknowledgement
SW01033
PCA9548
Product data sheet
SW00368

Related parts for PCA9548