PCA9548 Philips Semiconductors, PCA9548 Datasheet - Page 12

no-image

PCA9548

Manufacturer Part Number
PCA9548
Description
8-channel I2C switch with reset
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCA9548A
Manufacturer:
INTERSIL
Quantity:
30
Part Number:
PCA9548ABS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9548ABS
0
Company:
Part Number:
PCA9548ABS
Quantity:
490
Part Number:
PCA9548ABS,118
Manufacturer:
VISHAY
Quantity:
14 989
Part Number:
PCA9548AD
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9548ADGVR
Manufacturer:
TI
Quantity:
2 780
Part Number:
PCA9548ADGVR
0
Part Number:
PCA9548ADWR
Manufacturer:
NXP
Quantity:
12 511
Part Number:
PCA9548ADWR
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
PCA9548AP
Manufacturer:
NXP
Quantity:
12 000
Part Number:
PCA9548APW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9548APW
0
Company:
Part Number:
PCA9548APW
Quantity:
36
Company:
Part Number:
PCA9548APW,118
Quantity:
50 000
Part Number:
PCA9548APWR
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
PCA9548APWR
0
1. Pass gate propagation delay is calculated from the 20
2. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V
3. C
Philips Semiconductors
AC CHARACTERISTICS
NOTES:
2004 Sep 30
SYMBOL
t
8-channel I
t
t
t
t
RESET
t
t
t
t
VD:DATH
REC:STA
the undefined region of the falling edge of SCL.
VD:DATL
t
HD;STA
SU;STO
HD;DAT
SU;DAT
VD:ACK
SU;STA
t
WL(rst)
t
f
t
HIGH
b
LOW
BUF
t
SCL
t
C
t
t
t
SP
pd
rst
R
F
= total capacitance of one bus line in pF.
b
SDA
SCL
Propagation delay from SDA to SD
SCL clock frequency
Bus free time between a STOP and START condition
Hold time (repeated) START condition
After this period, the first clock pulse is generated
LOW period of the SCL clock
HIGH period of the SCL clock
Set-up time for a repeated START condition
Set-up time for STOP condition
Data hold time
Data set-up time
Rise time of both SDA and SCL signals
Fall time of both SDA and SCL signals
Capacitive load for each bus line
Pulse width of spikes which must be suppressed
by the input filter
Data valid (HL)
Data valid (LH)
Data valid Acknowledge
Pulse width low reset
Reset time (SDA clear)
Recovery to Start
P
t
BUF
2
C switch with reset
S
t
HD;STA
t
LOW
PARAMETER
t
t
Figure 13. Definition of timing on the I
R
HD;DAT
n
or SCL to SC
typical R
t
HIGH
n
ON
t
F
12
and the 15 pF load capacitance.
t
SU;DAT
STANDARD-MODE
MIN
250
500
4.7
4.0
4.7
4.0
4.7
4.0
0
0
4
0
2
I
2
C-BUS
2
C-bus
Sr
MAX
1000
0.3
3.45
100
300
400
0.6
50
t
1
1
SU;STA
1
t
HD;STA
IH(min)
20 + 0.1C
20 + 0.1C
of the SCL signal) in order to bridge
MIN
100
500
1.3
0.6
1.3
0.6
0.6
0.6
0
FAST-MODE
0
4
0
2
t
I
SP
2
C-BUS
b
b
3
3
t
SU;STO
PCA9548
MAX
0.3
400
300
300
400
Product data sheet
0.9
0.6
50
1
1
1
SU00645
P
UNIT
kHz
ns
ns
ns
ns
ns
ns
ns
s
s
s
s
s
s
s
s
s
s
s
s

Related parts for PCA9548