PCA9548 Philips Semiconductors, PCA9548 Datasheet - Page 7

no-image

PCA9548

Manufacturer Part Number
PCA9548
Description
8-channel I2C switch with reset
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCA9548A
Manufacturer:
INTERSIL
Quantity:
30
Part Number:
PCA9548ABS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9548ABS
0
Company:
Part Number:
PCA9548ABS
Quantity:
490
Part Number:
PCA9548ABS,118
Manufacturer:
VISHAY
Quantity:
14 989
Part Number:
PCA9548AD
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9548ADGVR
Manufacturer:
TI
Quantity:
2 780
Part Number:
PCA9548ADGVR
0
Part Number:
PCA9548ADWR
Manufacturer:
NXP
Quantity:
12 511
Part Number:
PCA9548ADWR
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
PCA9548AP
Manufacturer:
NXP
Quantity:
12 000
Part Number:
PCA9548APW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9548APW
0
Company:
Part Number:
PCA9548APW
Quantity:
36
Company:
Part Number:
PCA9548APW,118
Quantity:
50 000
Part Number:
PCA9548APWR
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
PCA9548APWR
0
Philips Semiconductors
CHARACTERISTICS OF THE I
The I
or modules. The two lines are a serial data line (SDA) and a serial
clock line (SCL). Both lines must be connected to a positive supply
via a pull-up resistor when connected to the output stages of a device.
Data transfer may be initiated only when the bus is not busy.
Bit transfer
One data bit is transferred during each clock pulse. The data on the
SDA line must remain stable during the HIGH period of the clock
pulse as changes in the data line at this time will be interpreted as
control signals (see Figure 6).
2004 Sep 30
8-channel I
SDA
SCL
SDA
SCL
2
C-bus is for 2-way, 2-line communication between different ICs
TRANSMITTER/
RECEIVER
MASTER
data valid
2
data line
Figure 6. Bit transfer
stable;
C switch with reset
SDA
SCL
change
START condition
allowed
of data
RECEIVER
SLAVE
2
S
C-BUS
Figure 7. Definition of start and stop conditions
TRANSMITTER/
Figure 8. System configuration
RECEIVER
SW00363
SLAVE
7
Start and stop conditions
Both data and clock lines remain HIGH when the bus is not busy. A
HIGH-to-LOW transition of the data line, while the clock is HIGH is
defined as the start condition (S). A LOW-to-HIGH transition of the
data line while the clock is HIGH is defined as the stop condition (P)
(see Figure 7).
System configuration
A device generating a message is a ‘transmitter’, a device receiving
is the ‘receiver’. The device that controls the message is the
‘master’ and the devices which are controlled by the master are the
‘slaves’ (see Figure 8).
TRANSMITTER
MASTER
STOP condition
TRANSMITTER/
RECEIVER
MASTER
P
SLAVE
SW00365
SDA
SCL
MULTIPLEXER
I
2
C
PCA9548
Product data sheet
SW00366

Related parts for PCA9548