SC16C750B Philips Semiconductors, SC16C750B Datasheet - Page 20

no-image

SC16C750B

Manufacturer Part Number
SC16C750B
Description
5 V/ 3.3 V and 2.5 V UART with 64-byte FIFOs
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC16C750BIA44
Manufacturer:
PHILIPS
Quantity:
886
Part Number:
SC16C750BIA44,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C750BIA44,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C750BIA44,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C750BIB64,128
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C750BIB64,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C750BIB64157
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
SC16C750BIBS
Manufacturer:
BCD
Quantity:
738
Company:
Part Number:
SC16C750BIBS
Quantity:
980
Philips Semiconductors
9397 750 14453
Product data
Table 10:
Table 11:
Bit
2
1
0
FCR[7]
0
0
1
1
Symbol
FCR[2]
FCR[1]
FCR[0]
FIFO Control Register bits description
RCVR trigger levels
Rev. 03 — 13 December 2004
FCR[6]
0
1
0
1
Description
Transmit operation in mode ‘1’: When the SC16C750B is in FIFO
mode (FCR[0] = logic 1; FCR[3] = logic 1), the TXRDY pin will be a
logic 1 when the transmit FIFO is completely full. It will be a logic 0 when
the FIFO is emptied.
Receive operation in mode ‘1’: When the SC16C750B is in FIFO
mode (FCR[0] = logic 1; FCR[3] = logic 1) and the trigger level has been
reached, or a Receive Time-Out has occurred, the RXRDY pin will go to
a logic 0. Once activated, it will go to a logic 1 after there are no more
characters in the FIFO.
XMIT FIFO reset.
RCVR FIFO reset.
FIFO enable.
Logic 0 = No FIFO transmit reset (normal default condition).
Logic 1 = Clears the contents of the transmit FIFO and resets the
FIFO counter logic (the transmit shift register is not cleared or
altered). This bit will return to a logic 0 after clearing the FIFO.
Logic 0 = No FIFO receive reset (normal default condition).
Logic 1 = Clears the contents of the receive FIFO and resets the FIFO
counter logic (the receive shift register is not cleared or altered). This
bit will return to a logic 0 after clearing the FIFO.
Logic 0 = Disable the transmit and receive FIFO (normal default
condition).
Logic 1 = Enable the transmit and receive FIFO.
RX FIFO trigger level (bytes)
16-byte operation
1
4
8
14
5 V, 3.3 V and 2.5 V UART with 64-byte FIFOs
…continued
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
SC16C750B
64-byte operation
1
16
32
56
20 of 44

Related parts for SC16C750B