ch7011a Chrontel, ch7011a Datasheet - Page 35

no-image

ch7011a

Manufacturer Part Number
ch7011a
Description
Ch7011 Tv Output Device
Manufacturer
Chrontel
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ch7011a-T
Manufacturer:
CHRONTEL
Quantity:
11
Part Number:
ch7011a-T
Quantity:
1 831
Part Number:
ch7011a-T
Manufacturer:
CHRONTEL
Quantity:
20 000
Company:
Part Number:
ch7011a-T
Quantity:
4 600
Part Number:
ch7011a-TF
Manufacturer:
CHRONT
Quantity:
1 000
Part Number:
ch7011a-TF
Manufacturer:
CHRONT
Quantity:
20 000
Part Number:
ch7011a-TRUD
Manufacturer:
TOSHIBA
Quantity:
1 914
Part Number:
ch7011a-TRUF
Manufacturer:
CHRONTEL
Quantity:
20 000
CHRONTEL
DAC Control Register
Bit 0 of register DC selects the DAC bypass mode. A value of ‘1’ outputs the incoming data directly at the
DAC[2:0] outputs.
Bits 2-1 of register DC control the DAC gain. DACG0 should be set low for NTSC and PAL-M video standards,
and high for PAL and NTSC-J video standards. DACG1 should be low when the input data format is RGB (IDF =
0-3), and high when the input data format is YCrCb (IDF = 4).
Bits 4-3 of register DC select the signal to be output from the C/H Sync pin according to Table 18 below.
Bits 7-6 of register DC controls the crystal oscillator. The default value is recommended.
Buffered Clock Output Register
Bits 2-0 of register BCO select the signal output at the BCO pin, according to Table 19 below:
Bit 3 of register BCO selects the polarity of the BCO output. A value of ‘1’ does not invert the signal at the output pad.
Bit 4 of register BCO enables the BCO output. When BCOEN is high, the BCO pin will output the selected signal. When
BCOEN is low, the BCO pin will be held in tri-state mode.
Bits 7-5 of register BCO select the K3 divider, according to Table 20 below.
201-0000-037 Rev 2.1, 10/20/2004
Table 18. Composite / Horizontal Sync Output
Table 19. BCO Output Signal
SYNCO[1:0]
00
01
10
11
BCO[2:0]
000
001
010
011
DEFAULT:
DEFAULT:
SYMBOL:
SYMBOL:
TYPE:
TYPE:
BIT:
BIT:
Buffered Clock Output
The 14MHz crystal
(for test use only)
VCO divided by K3
Field ID
XOSC1
C/H Sync Output
No Output
VGA Horizontal Sync
TV Composite Sync
TV Horizontal Sync
SHF2
R/W
R/W
7
0
7
0
XOSC0
SHF1
R/W
R/W
6
0
6
0
SHF0
R/W
5
5
0
SYNCO1 SYNCO0
BCOEN
BCO[2:0]
100
101
110
111
R/W
R/W
4
0
4
0
BCOP
R/W
R/W
Buffered Clock Output
(for test use only)
(for test use only)
VGA Vertical Sync
TV Vertical Sync
3
0
3
0
DACG1
BCO2
R/W
R/W
Symbol:
Address:
Bits:
Symbol:
Address:
Bits:
2
0
2
0
DACG0
BCO1
R/W
R/W
CH7011A
1
0
1
0
DC
21h
6
BCO
22h
8
DACBP
BCO0
R/W
R/W
35
0
0
0
0

Related parts for ch7011a