ch7008a Chrontel, ch7008a Datasheet - Page 4

no-image

ch7008a

Manufacturer Part Number
ch7008a
Description
Digital Pc To Tv Encoder
Manufacturer
Chrontel
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ch7008a-T
Manufacturer:
CHRONTEL
Quantity:
1 000
Part Number:
ch7008a-T
Manufacturer:
CHRONTEL
Quantity:
20 000
Part Number:
ch7008a-TRUB
Manufacturer:
SIEMENS
Quantity:
516
CHRONTEL
4
Table 1. Pin Descriptions
8,18,28,3
44-Pin
5,16,30
LQFP
19,23
26
27
29
32
33
35
37
25
31
34
38
6
Power
Power
Power
Power
Power
Power
Power
In/Out
In/Out
Type
Out
Out
In
In
In
Symbol
DS/BCO
RESET*
DVDD2
P-OUT
DGND
AGND
XI/FIN
DVDD
AVDD
GND
VDD
SD
SC
XO
Serial Data Input/Output
This pin functions as the serial data pin of the serial port, and uses the DVDD
supply.
Serial Clock Input
This pin functions as the serial clock pin of the serial port, and uses the DVDD
supply.
Reset* Input
When this pin is low, the CH7008 is held in the power-on reset condition. When this
pin is high, the device operates normally and reset is controlled through the serial
port register.
Crystal Input/External Reference Input
A parallel resonance 14.31818MHz crystal should be attached between this pin
and XO. However, an external CMOS clock can be attached to XI/FIN.
Crystal Output
A parallel resonance 14.31818MHz +20ppm crystal should be attached between
this pin and XI/FIN. However, if an external CMOS clock is attached to XI/FIN,
XO should not be connected.
Data start (input)/Buffered Clock (output)
In normal operating modes, when configured as an input, the rising edge of this
signal identifies the first active pixel of data for each active line. The level is 0 to
DVDD2, with VREF as the threshold level.
When configured as an output this pin provides a buffered clock output, driven by
the DVDD supply. The output clock can be selected using the BCO register
(17th) (see Registers and Programing).
Pixel Clock Output
This pin provides a pixel clock signal to the VGA controller (adjustable as 1X, 2X
and 3X) and is driven from the DVDD2 supply. This clock will only be provided in
master clock modes, and will be tri-stated otherwise, (see the section on Digital
Video Interface and Registers and Programming for more details). The
capacitive loading on this pin should be kept to a minimum.
Digital Supply Voltage
Digital Ground
DAC
DAC Supply Voltage
PLL Supply Voltage
PLL Ground
I/O SUPPLY VOLTAGE
Digital supply voltage for the P-OUT
Description
201-0000-027 Rev 2.8, 6/24/2004
CH7008A

Related parts for ch7008a