ST72F321 STMICROELECTRONICS [STMicroelectronics], ST72F321 Datasheet - Page 59
![no-image](/images/no-image-200.jpg)
ST72F321
Manufacturer Part Number
ST72F321
Description
64/44-PIN 8-BIT MCU WITH 32 TO 60K FLASH/ROM, ADC, FIVE TIMERS, SPI, SCI, I2C INTERFACE
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
1.ST72F321.pdf
(189 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ST72F3218K6T6
Manufacturer:
ST
Quantity:
84
Company:
Part Number:
ST72F321AR6T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F321AR6T6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
ST72F321AR6TA
Manufacturer:
ST
Quantity:
102
Company:
Part Number:
ST72F321AR9T6
Manufacturer:
ST
Quantity:
185
Part Number:
ST72F321AR9T6
Manufacturer:
ST
Quantity:
20 000
MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK (Cont’d)
Bit 0 = OIF Oscillator interrupt flag
This bit is set by hardware and cleared by software
reading the MCCSR register. It indicates when set
that the main oscillator has reached the selected
elapsed time (TB1:0).
0: Timeout not reached
1: Timeout reached
CAUTION: The BRES and BSET instructions
must not be used on the MCCSR register to avoid
unintentionally clearing the OIF bit.
Table 14. Main Clock Controller Register Map and Reset Values
Address
002Dh
(Hex.)
002Bh
002Ch
SICSR
Reset Value
MCCSR
Reset Value
MCCBCR
Reset Value
Register
Label
AVDS
MCO
7
0
0
0
AVDIE
CP1
6
0
0
0
AVDF
CP0
5
0
0
0
MCC BEEP CONTROL REGISTER (MCCBCR)
Read/Write
Reset Value: 0000 0000 (00h)
Bit 7:2 = Reserved, must be kept cleared.
Bit 1:0 = BC[1:0] Beep control
These 2 bits select the PF1 pin beep capability.
The beep output signal is available in ACTIVE-
HALT mode but has to be disabled to reduce the
consumption.
LVDRF
BC1
7
0
SMS
0
0
1
1
4
x
0
0
0
BC0
0
1
0
1
TB1
3
0
0
0
0
Beep mode with f
0
~500-Hz
~1-KHz
~2-KHz
CSSIE
TB0
2
0
0
0
0
Off
CSSD
BC1
OIE
0
~50% duty cycle
1
0
0
0
OSC2
Beep signal
BC1
Output
ST72321
=8MHz
WDGRF
BC0
OIF
59/189
0
0
0
x
BC0
0