sdn0080g Avant Electronics Corporation, sdn0080g Datasheet - Page 6
![no-image](/images/no-image-200.jpg)
sdn0080g
Manufacturer Part Number
sdn0080g
Description
80-segment Dot-matrix Stn Lcd Driver
Manufacturer
Avant Electronics Corporation
Datasheet
1.SDN0080G.pdf
(18 pages)
4
4.1
The voltage level of the outputs O1~O80 is determined by Input data (display data), M (frame signal), and DISPOFF, as
given in the following table.
Table 3 output voltage level of O1~O80
In the above table, X= don’t care and must be tied either to H or L.
4.2
The SDN0080G has a 4-bit parallel data bus (DI1~DI4) to interface with a controller. A logic High of a bit represents an
ON cell (black pixel on the LCD screen).
Table 4 Data bits
4.3
When R/L=L, the 4-bit data that is first latched goes to O77 ~ O80 and the 4-bit data that is last latched goes to O1 ~ O4.
When R/L=H, the 4-bit data that is first latched goes to O1 ~ O4 and the 4-bit data that is last latched goes to O77 ~ O80.
Display data
H
L
2005 Oct 03
Avant Electronics
FUNCTIONAL DESCRIPTION
Segment output drive (O1~O80)
Display Data Inputs (DI1~DI4)
Sequence of data input
M
H
H
X
L
L
R/L=L
R/L=H
Last latched
First latched
LCD drive output
Selected level (V1, V
Unselected level (V3, V4)
DI1 DI2 DI3 DI4 DI1 DI2 DI3 DI4
O1 O2 O3
DI1 DI2 DI3 DI4
DI4 DI3 DI2 DI1 DI4 DI3 DI2 DI1
O1 O2 O3
DI1 DI2 DI3 DI4
Data
H
H
X
L
L
O4
O4
O5
O5
EE
O6
)
O6
O7 O8
O7 O8
LCD display
ON
OFF
DISPOFF
80-Segment Dot-matrix STN LCD Driver
6 of 18
H
H
H
H
L
4 bits
4 bits
Fig.3 Sequence/direction of display data input
O77 O78 O79 O80
DI1 DI2 DI3 DI4
O77 O78 O79 O80
DI4 DI3 DI2 DI1
Output
V
V3
V1
V4
V1
EE
First latched
Last latched
SDN0080G
data sheet (v3)