tmxf84622 ETC-unknow, tmxf84622 Datasheet - Page 27

no-image

tmxf84622

Manufacturer Part Number
tmxf84622
Description
Tmxf84622 Mbits/s/622 Mbits/s Interface Sonet/sdh X84/x63 Ultramapper
Manufacturer
ETC-unknow
Datasheet
Advance Data Sheet, Rev. 2
July 2001
2 The SONET/SDH Ultramapper
2.23 HDLC Unit
The HDLC processor formats the HDLC packets for insertion into the programmable channels. A channel can be
any number of bits (1 to 8) from a time slot.
The maximum number of channels is 64. The maximum channel bit rate is 64 kbits/s. The minimum channel bit rate
is 4 kbits/s. Each channel is allocated 128 bytes of storage.
HDLC processing of data on the facility data link (PRMs, Sa bits, or otherwise) is implemented by assigning the
FDL bit position to a logic HDLC channel.
2.24 System Interface and Transport Modes
The system interface block provides a programmable interface. It can be configured to work in the following four dif-
ferent modes:
Agere Systems Inc.
Concentration highway interface (serial time division multiplex interface):
— Global frame synchronization.
— Global clock: 2.048 MHz, 4.096 MHz, 8.192 MHz, or 16.384 MHz.
— 84 transmit and receive data ports; data rates 2.048 Mbits/s, 4.096 Mbits/s, 8.192 Mbits/s, or
Parallel system bus (parallel time-division multiplex interface/transmit and receive):
— Global frame synchronization.
— Global clock: 19 MHz.
— Data rate: 19 MHz.
— 8 bits of data + associated parity bit.
— 4 bits of signaling + 2 bits of signaling control + 1 bit of parity.
Time-division multiplex data rate serial interface:
— 28 receive frame synchronization (per port).
— 28 receive clock: 1.544 Mbits/s or 2.048 Mbits/s (per port).
— 28 receive ports.
— One transmit frame synchronization.
— One transmit clock: 1.544 Mbits/s or 2.048 Mbits/s.
— 28 transmit ports.
Network serial multiplexed bus:
— 6- or 8-pin serial interface.
— Transmit and receive clock and data at 51.84 MHz.
— Accommodates one DS3 of throughput.
— Provides a minimal pin count interface for data and inverse multiplexing for ATM (IMA) applications without slip
— Three modes of operation:
buffers.
Framer—NSMI payload assembled/disassembled into DS1/E1s.
M13—proprietary transport format with DS3 framing.
SPE—proprietary transport format mapped into an STS-1/AU-3.
(continued)
TMXF84622 155 Mbits/s/622 Mbits/s Interface
SONET/SDH x84/x63 Ultramapper
16.384
Mbits/s.
27

Related parts for tmxf84622