ppc460ex Applied Micro Circuits Corporation (AMCC), ppc460ex Datasheet - Page 62

no-image

ppc460ex

Manufacturer Part Number
ppc460ex
Description
Powerpc 460ex Embedded Processor
Manufacturer
Applied Micro Circuits Corporation (AMCC)
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ppc460ex-SUA1000T
Manufacturer:
AMCC
Quantity:
250
Part Number:
ppc460ex-SUA600T
Manufacturer:
AMCC
Quantity:
40
Part Number:
ppc460ex-SUA800T
Manufacturer:
SAMSUNG
Quantity:
75
Part Number:
ppc460exR-CUB667T
Manufacturer:
AMCC
Quantity:
455
Part Number:
ppc460exR-SUB1000Z
Manufacturer:
AMCC
Quantity:
648
460EX – PPC460EX Embedded Processor
Table 7. Signal Functional Description (Part 3 of 10)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3kΩ to OV
3. Must pull down (recommended value is 1kΩ)
4. If not used, must pull up (recommended value is 3kΩ for LVTTL or 8.2kΩ for PCI to OV
5. If not used, must pull down (recommended value is 1kΩ)
6. Strapping input during reset; pull-up or pull-down required
62
DDR2/1 SDRAM Interface
BA0:2
BankSel0:3
CAS
ClkEn0:3
DM0:7
DM8
DQS0:7
DQS0:7
DQS8
DQS8
ECC0:7
MemAddr00:14
MemData00:63
MemClkOut0:1
MemClkOut0:1
MemODT0:3
RAS
WE
MemVRef1A:B
MemVRef2A:B
MemDCFdbkD
MemDCFdbkR
HISRRst
Signal Name
Bank Address supporting up to eight internal banks.
Clock Enable.
DDR2 On-die termination enable (not used with DDR1).
Memory voltage reference 1, A and B input.
Memory voltage reference 2, A and B input.
Feedback receiver. Connect externally to MemDCFdbkD.
Selects up to four external DDR SDRAM banks (a.k.a. ranks).
Column Address Strobe.
Memory write data byte lane masks. DM8 is the byte lane mask
for the ECC byte lane.
Differential byte lane data strobe.
Differential byte lane data strobe for ECC.
ECC check bits 0:7.
Memory address bus.
MemAddr14 is the most significant bit (msb).
Memory data bus (MemData32:63 available for DDR2 only).
MemData00 is the most significant bit (msb).
Subsystem clock outputs.
Row Address Strobe.
Write Enable.
Feedback driver for I/O timing measurements.
Note: Connect directly to MemDCFdbkR. Use the shortest trace
length possible. Do not include series termination or parallel
termination to Vtt.
SDRAM hardware initiated self-refresh reset control.
DD
or equivalent.
Description
Preliminary Data Sheet
DD
Revision 1.12 – July 17, 2008
or equivalent.
I/O
I/O
I/O
I/O
O
O
O
O
O
O
O
O
O
O
O
I
I
I
I
Volt ref receiver
(1.25V or 0.9V)
(1.25V or 0.9V)
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
Volt ref driver
3.3V LVTTL
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
SSTL2 Diff
Diff Driver
Dr/Rcv
Type
AMCC Proprietary
Notes
1, 2

Related parts for ppc460ex