mt18hvs25672rhy-667 Micron Semiconductor Products, mt18hvs25672rhy-667 Datasheet - Page 18
![no-image](/images/no-image-200.jpg)
mt18hvs25672rhy-667
Manufacturer Part Number
mt18hvs25672rhy-667
Description
2gb X72, Dr 200-pin Ddr2 Sdram Vlp Sordimm
Manufacturer
Micron Semiconductor Products
Datasheet
1.MT18HVS25672RHY-667.pdf
(21 pages)
Serial Presence-Detect
Table 27:
Table 28:
PDF: 09005aef82882ad5/Source: 09005aef82882b0e
HVS18C_256x72RH.fm - Rev. B 5/08 EN
Parameter/Condition
Parameter/Condition
Supply voltage with temperature sensor option
Input high voltage: Logic 1; All inputs
Input low voltage: Logic 0; All inputs
Output low voltage: I
SPD input leakage current: V
SPD output leakage current: V
SPD standby current
Power supply current, READ: SCL clock frequency = 100 kHz
Power supply current, WRITE: SCL clock frequency = 100 kHz
Average temperature sensor current
SCL LOW to SDA data-out valid
Time the bus must be free before a new transition can start
Data-out hold time
SDA and SCL fall time
Data-in hold time
Start condition hold time
Clock HIGH period
Noise suppression time constant at SCL, SDA inputs
Clock LOW period
SDA and SCL rise time
SCL clock frequency
Data-in setup time
Start condition setup time
Stop condition setup time
WRITE cycle time
Serial Presence-Detect EEPROM and Temperature Sensor DC Operating Conditions
All voltages referenced to V
Serial Presence-Detect EEPROM AC Operating Conditions
All voltages referenced to V
Notes:
OUT
= 3mA
1. To avoid spurious start and stop conditions, a minimum delay is placed between SCL = 1 and
2. This parameter is sampled.
3. For a restart condition, or following a WRITE cycle.
4. The SPD EEPROM WRITE cycle time (
IN
OUT
= GND to V
the falling or rising edge of SDA.
sequence to the end of the EEPROM internal ERASE/PROGRAM cycle. During the WRITE
cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resis-
tance, and the EEPROM does not respond to its slave address.
= GND to V
SS
SS
DD
DD
2GB (x72, DR) 200-Pin DDR2 SDRAM VLP SORDIMM
18
t
t
Symbol
t
t
t
WRC) is the time from a valid stop condition of a write
t
HD:DAT
HD:STA
SU:DAT
SU:STO
SU:STA
Symbol
t
t
t
V
t
HIGH
LOW
f
WRC
t
t
Micron Technology, Inc., reserves the right to change products or specifications without notice.
BUF
SCL
AA
DH
t
t
DDSPD
I
t
V
I
V
R
I
CC
F
V
I
I
CC
I
LO
SB
OL
LI
IH
IL
W
R
Min
200
100
0.2
1.3
0.6
0.6
1.3
0.6
0.6
0
Min
–0.6
0.10
0.05
3.0
2.1
1.6
0.4
–
2
Serial Presence-Detect
Max
300
400
0.9
0.3
50
10
©2007 Micron Technology, Inc. All rights reserved.
V
DDSPD
Max
500
3.6
0.8
0.4
3
3
4
1
3
+ 0.5
Units
kHz
ms
µs
µs
ns
µs
µs
µs
ns
ns
µs
µs
ns
µs
µs
Units
Notes
mA
mA
µA
µA
µA
µA
V
V
V
V
1
2
2
3
4