k4t56043qf Samsung Semiconductor, Inc., k4t56043qf Datasheet - Page 30
![no-image](/images/no-image-200.jpg)
k4t56043qf
Manufacturer Part Number
k4t56043qf
Description
256mb F-die Ddr2 Sdram Specification
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
1.K4T56043QF.pdf
(36 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
k4t56043qf-GCCC
Manufacturer:
SAMSUNG
Quantity:
4 000
256Mb F-die DDR2 SDRAM
DQ output access time from
CK/CK
DQS output access time from
CK/CK
CK high-level width
CK low-level width
CK half period
Clock cycle time, CL=x
DQ and DM input hold time
DQ and DM input setup time
Control & Address input
pulse width for each input
DQ and DM input pulse width
for each input
Data-out high-impedance
time from CK/CK
Data-out low-impedance time
from CK/CK
DQS-DQ skew for DQS and
associated DQ signals
DQ hold skew factor
DQ/DQS output hold time
from DQS
Write command to first DQS
latching transition
DQS input high pulse width
DQS input low pulse width
DQS falling edge to CK setup
time
DQS falling edge hold time from
CK
Mode register set command
cycle time
Write preamble setup time
Write postamble
Write preamble
Address and control input
hold time
Address and control input
setup time
Read preamble
tAC
tDQSCK
tCH
tCL
tHP
tCK
tDH
tDS
tIPW
tDIPW
tHZ
tLZ
tDQSQ
tQHS
tQH
tDQSS
tDQSH
tDQSL
tDSS
tDSH
tMRD
tWPRES
tWPST
tWPRE
tIH
tIS
tRPRE
WL - 0.25
min(tCL,
tAC min
tQHS
3000
tHP -
tCH)
-400
0.45
0.45
0.35
0.35
-450
0.35
tbd
tbd
0.6
0.2
0.2
0.4
tbd
tbd
tbd
0.9
2
0
x
x
x
tAC max
tAC max
WL +
+400
8000
0.55
0.55
0.25
+450
0.6
1.1
Page 30 of 36
tbd
tbd
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
tHP - tQHS
WL - 0.25
min(tCL,
tAC min
3750
tCH)
0.45
0.45
0.35
0.35
-500
-450
225
100
0.35
375
250
0.6
0.2
0.2
0.4
0.9
0.4
x
2
0
x
x
tAC max
tAC max
+500
+450
8000
WL +
0.55
0.55
0.25
300
400
0.6
1.1
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
WL - 0.25
min(tCL,
tAC min
tQHS
5000
tHP -
tCH)
-600
-500
0.45
0.45
0.35
0.35
0.35
275
150
475
350
0.6
0.2
0.2
0.4
0.9
0.4
2
0
x
x
x
tAC max
tAC max
Rev. 0.91 (Sep. 2003)
+600
+500
WL +
DDR2 SDRAM
0.55
0.55
8000
0.25
350
450
0.6
1.1
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
Preliminary
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
14,15,
14,15,
13,15,
13,15,
19,20
23
16
16
21
20
18
17
17