hi-8382 Holt Integrated Circuits, Inc., hi-8382 Datasheet
hi-8382
Available stocks
Related parts for hi-8382
hi-8382 Summary of contents
Page 1
... Inputs are provided for clocking and synchronization. These signals are AND'd with the DATA inputs to enhance system performance and allow the HI-8382 to be used in a variety of applications. Both logic and synchronization inputs feature built-in 2,000V minimum ESD input protection as well as TTL and CMOS compatibility ...
Page 2
... TTL/CMOS compatible. Besides reducing chip current drain, STROBE also floats each output. However the overvoltage fuses and diodes of the HI-8382 are not switched out. Figure 1 illustrates a typical ARINC 429 bus application. Three power supplies are necessary to operate the HI-8382; typically +15V, -15V and +5V. The chip also works with ±12V supplies ...
Page 3
... Note 2. The fuses used for Output Overvoltage Protection may be blown by the presence of a voltage at either output that is greater than ±12.0V with respect to GND. (HI-8382 only) Note 3. Derate above +25°C, 11.5mW/°C for 16-PIN DIP and 32-PIN CERQUAD, 7.5 mW/°C for 28-PIN LCC, 14.2 mW/°C for 28-PIN PLCC NOTE: Stresses above those listed under " ...
Page 4
... ADJUST PHL 50 OUT 50 REF t R DIFFERENTIAL OUTPUT OUT - OUT NOTE: OUTPUTS UNLOADED HI-8382, HI-8383 = Operating Temperature Range (unless otherwise specified). SYMBOL CONDITION I (+V) No Load (0 - 100KBPS) CCOP I (-V) No Load (0 - 100KBPS) CCOP Load (0 - 100KBPS) CCOP ...
Page 5
... HI-8382 PACKAGE THERMAL CHARACTERISTICS DATA RATE ...
Page 6
... NOT RECOMMENDED FOR NEW DESIGNS. The newer HI-3182PJxx and HI-3183PJxx are drop-in replacements for the older HI-8382Jxx and HI-8383Jxx respectively. The HI-318x parts are rated as Moisture Sensitive Level 1 (MSL 1) and do not require any special handling. The older HI-8382Jxx and HI-8383Jxx are rated as MSL 3 and require dry-packaging and /or bake-out in accordance with IPC/JEDEC J-STD-020A ...
Page 7
... SQ. .173 ±.008 (4.394 ±.203) BSC = “Basic Spacing between Centers” is theoretical true position dimension and has no tolerance. (JEDEC Standard 95) HI-8382 PACKAGE DIMENSIONS .810 max (20.574) .295 ±.010 (7.493 ±.254) .050 ±.005 PIN 1 (1.270 ± ...
Page 8
... J-LEAD CERQUAD .040 typ (1.016) .019 ± .003 (.483 ± .076) (13.208 ±.305) HI-8382 PACKAGE DIMENSIONS .080 ±.020 (2.032 ±.508) .451 ±.009 (11.455 ±.229) .050 BSC (1.270) SQ. .008R ± .006 (.203R ±.152) (11.430 ± ...