zl50023 Zarlink Semiconductor, zl50023 Datasheet - Page 58
![no-image](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_sml.jpg)
zl50023
Manufacturer Part Number
zl50023
Description
Enhanced 4 K Channel Tdm Switch With Rate Conversion
Manufacturer
Zarlink Semiconductor
Datasheet
1.ZL50023.pdf
(83 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
zl50023GAC
Manufacturer:
ATMEL
Quantity:
1 063
Company:
Part Number:
zl50023QCC
Manufacturer:
ZARLINK
Quantity:
7
Company:
Part Number:
zl50023QCG1
Manufacturer:
ZARLINK
Quantity:
7
When CMM is one, the device is programmed to perform one of the special per-channel transmission modes. Bits
PCC0 and PCC1 from connection memory are used to select the per-channel tristate, message or BER test mode
as shown in Table 33 on page 58.
20.3
Connection memory high provides the detailed information required for µ-law and A-law conversion. ICL and OCL
bits describe the Input Coding Law and the Output Coding Law, respectively. They are used to select the expected
PCM coding laws for the connection, on the TDM inputs, and on the TDM outputs. The V/D bit is used to select the
class of coding law. If the V/D bit is cleared (to select a voice connection), the ICL and OCL bits select between
A-law and µ-law specifications related to G.711 voice coding. If the V/D bit is set (to select a data connection), the
ICL and OCL bits select between various bit inverting protocols. These coding laws are illustrated in the following
table. If the ICL is different than the OCL, all data bytes passing through the switch on that particular connection are
translated between the indicated laws. If the ICL and the OCL are the same, no coding law translation is performed.
The ICL, the OCL bits and V/D bit only have an effect on PCM code translations for constant delay connections,
variable delay connections and per-channel message mode.
Note: For proper
14 - 11
10 - 3
Connection Memory High (CM_H) Bit Assignment
2 - 1
Bit
15
0
UA
EN
15
14
0
Table 33 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1
MSG7 - 0
PCC1 - 0
CMM = 1
Unused
Name
UAEN
13
0
µ-
law/A-law conversion, the CM_H bits should be set before Bit 15 (UAEN bit) is set to high.
12
0
11
Conversion between µ-law and A-law Enable (Message mode only)
When this bit is low, message mode has no µ-law/A-law conversion. Connec-
tion memory high will be ignored.
When this bit is high, message mode has µ-law/A-law conversion, and con-
nection memory high controls the conversion method.
Reserved
In normal functional mode, these bits MUST be set to zero.
Message Data Bits
8-bit data for the message mode. Not used in the per-channel tristate and
BER test modes.
Per-Channel Control Bits
These two bits control the corresponding entry’s value on the STio stream.
Connection Memory Mode = 1
If this is high, the connection memory is in the per-channel control mode
which is per-channel tristate, per-channel message mode or per-channel BER
mode.
0
MSG
10
7
MSG
9
6
Zarlink Semiconductor Inc.
PC
C1
MSG
0
0
1
1
8
5
ZL50023
PC
MSG
C0
0
1
0
1
58
7
4
MSG
6
3
Description
Channel Output Mode
Per Channel Tristate
BER Test Mode
MSG
Message Mode
5
2
Reserved
MSG
4
1
MSG
3
0
PCC
2
1
PCC
1
0
Data Sheet
CMM
=1
0