ml22808 Oki Semiconductor, ml22808 Datasheet
ml22808
Available stocks
Related parts for ml22808
ml22808 Summary of contents
Page 1
... The ML22808/ML22804/ML22802-xxx allow selection of a playback method from among the 8-bit PCM, non-linear 8-bit PCM, 16-bit PCM, and 4-bit ADPCM2 algorithms and enable volume control. The ML22808/ML22804/ML22802-xxx, supported by the ROM codes, are the products in which written speech data is included. The ML22P808/ML22P804/ML22P802 are OTP products in which speech data can be easily written by the user using a dedicated writer ...
Page 2
... Silence insertion Repeat function Interval at which a seam is silent during continuous playback (*1) Memory bank switching Package *1: Continuous playback as shown below is possible. 1 phrase 1 phrase No silence interval ML22808/ML22804/ML22802-XXX ML2216 Serial 4-bit ADPCM2 8-bit straight PCM 8-bit non-linear PCM 16-bit straight PCM 256 4.0/5.3/6.4/ 8.0/10.7/12.8 16.0 4.096 MHz (has a crystal ...
Page 3
... Address Controller DV DD DGND Phrase Address Latch CS SCK DI BUSY NCR I/O DIPH Interface SEL0 SEL1 TEST0 TEST1 RESET TESTO1 TESTO2 ML22808/ML22804/ML22802-XXX 19-/20-bit Multiplexer 19-/20-bit Address Counter Timing Controller OSC XT XT AOUT FEDL2280XDIGEST-03 4-/8-Mbit ROM PGND ADPCM Synthesizer PCM Synthesizer LPF ...
Page 4
... ML22802/ML22P802: Address Controller DV DD DGND Phrase Address Latch CS SCK DI BUSY NCR I/O DIPH Interface SEL TEST0 TEST1 RESET TESTO1 TESTO2 ML22808/ML22804/ML22802-XXX 18-bit Multiplexer 18-bit Address Counter Timing Controller OSC XT XT AOUT FEDL2280XDIGEST-03 2-Mbit ROM PGND ADPCM Synthesizer PCM Synthesizer LPF ...
Page 5
... DIPH SEL0 SEL1 CS SCK DI BUSY NCR RESET 30-Pin Plastic SSOP FEDL2280XDIGEST-03 ML22808/ML22804/ML22802-XXX AOUT NC AGND V PP PGND TESTO1 PVDD NC NC PGND TESTO0 NC NC NC: No Connection 5/18 ...
Page 6
... OKI Semiconductor ML22802/ML22P802 TEST0 3 TEST1 4 DGND 5 DIPH 6 SEL 7 TEST2 SCK BUSY 12 NCR 13 RESET ML22808/ML22804/ML22802-XXX AOUT AGND PGND 23 TESTO1 22 PVDD PGND 18 TESTO0 NC: No Connection 30-Pin Plastic SSOP ...
Page 7
... Output pin for testing. Leave this pin open. Ground pin for the internal P2ROM. Power supply pin for the internal P2ROM. Connect a capacitor of 0.1 µF or more between this pin and PGND. O Output pin for testing. Leave this pin open. FEDL2280XDIGEST-03 ML22808/ML22804/ML22802-XXX Description 7/18 ...
Page 8
... Tie this pin at the DGND level. Analog ground pin. O Playback signal output pin. Analog power supply pin. Connect a capacitor of 0.1 µF or more between this pin and PGND. Digital power supply pin. Connect a capacitor of 0.1 µF or more between this pin and PGND. FEDL2280XDIGEST-03 ML22808/ML22804/ML22802-XXX Description 8/18 ...
Page 9
... Ta = 25° 25°C IN When a JEDEC2-layer board is mounted D — SC — STG Condition , PV — DD — DD — OP — — FEDL2280XDIGEST-03 ML22808/ML22804/ML22802-XXX (DGND = PGND = AGND = 0 V) Rating Unit –0.3 to +5.0 V –0.3 to +5.0 V – –55 to +150 °C (DGND = PGND = AGND = 0 V) Range Unit 2 ...
Page 10
... MHz OSC No output load Ta = -20 to +85° 2.7 to 3.6 V, DGND = PGND = AGND = -20 to +85° Condition During silence LAO playback 0.07 × output load AOUT FEDL2280XDIGEST-03 ML22808/ML22804/ML22802-XXX Min. Typ. Max. 0.86 × — — 0.14 × — — – 0.4 — ...
Page 11
... However, if unexpected pulses caused by noise are induced through the SCK pin, SCK clock pulses are incorrectly counted result, command data cannot be input correctly. Setting the CS pin to a “H” level returns the count of the SCK clock pulses to the initial state. FEDL2280XDIGEST-03 ML22808/ML22804/ML22802-XXX 11/18 ...
Page 12
... Command for setting the repeat playback 0 mode. Enabled during playback. Command for releasing the repeat playback mode. the STOP command is input, repeat playback mode is released automatically Volume setting command. FEDL2280XDIGEST-03 ML22808/ML22804/ML22802-XXX Description 12/18 ...
Page 13
... NCR BUSY Voice Synthesis Algorithm The ML22804/ML22808-xxx contain four algorithm types to match the characteristic of playback voice: 4-bit ADPCM2 algorithm, 8-bit straight ADPCM2 algorithm, 8-bit non-linear PCM algorithm, and 16-bit straight PCM algorithm. Key feature of each algorithm is described in the table below. ...
Page 14
... Using this function possible to put together multiple ROM codes into one code. In the case of the ML22808/ML22804/ML22P808/ML22P804, the memory is used by setting the SEL1 and SEL0 pins and in the case of the ML22802/ML22P802, the memory is used by setting the SEL pin, as shown in the tables below ...
Page 15
... OKI Semiconductor APPLICATION CIRCUITS • ML22808/ML22804/ML22P808/ML22P804 • ML22802/ML22P802 RESET MCU CS SCK DI AOUT NCR BUSY DIPH SEL1 SEL0 TEST0,1 VPP 33pF 4.096MHz DGND XT PGND 33pF AGND RESET MCU CS SCK DI AOUT NCR BUSY DIPH SEL TEST0,1, 2 VPP 33pF ...
Page 16
... Therefore, before you perform reflow mounting, contact OKI’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). FEDL2280XDIGEST-03 ML22808/ML22804/ML22802-XXX (Unit: mm) Package material Epoxy resin Lead frame material ...
Page 17
... OKI Semiconductor REVISION HISTORY Document No Date FEDL2280XDIGEST-01 Sep. 29, 2006 FEDL2280XDIGEST-02 Apr. 10, 2007 FEDL2280XDIGEST-03 Dec. 25, 2007 ML22808/ML22804/ML22802-XXX Page Previous Current Edition Edition – – Final edition 1 – – Final edition 2 The product – ML22P808 / ML22P804/ML22P802) have and 11 been added. The explanation for POWER down was – ...
Page 18
... The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these part of the contents contained herein may be reprinted or reproduced without our prior permission. FEDL2280XDIGEST-03 ML22808/ML22804/ML22802-XXX Copyright 2007 Oki Electric Industry Co., Ltd. 18/18 ...