msm7630 Oki Semiconductor, msm7630 Datasheet - Page 31
![no-image](/images/no-image-200.jpg)
msm7630
Manufacturer Part Number
msm7630
Description
Universal Speech Processor
Manufacturer
Oki Semiconductor
Datasheet
1.MSM7630.pdf
(95 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MSM7630
Manufacturer:
QUALCOMM
Quantity:
32
Company:
Part Number:
MSM7630
Manufacturer:
QUALCOMM
Quantity:
12 000
Company:
Part Number:
MSM7630
Manufacturer:
QUALCOMM
Quantity:
11 010
Part Number:
msm7630GS-BK
Manufacturer:
OKI
Quantity:
20 000
¡ Semiconductor
%r0:
%r1:
%r2:
%r3:
2.2 Privileged Registers
Reads are allowed at any processor level (Processor Level: 0 = user mode, 1 or above = supervisor
mode), but write accesses are allowed only when the processor level is supervisor mode. The
privileged registers are configured as 7 words, and are used primarily for processor control. If the
processor attempts a write access to a privileged register while in user mode, then the instruction will
not be executed and a privileged instruction exception will be issued.
2.2.1 PSR (Processor Status Register)
This register sets and displays the state of the processor.
• bit[31:28] VER: Version (read-only)
• bit[22] MFU32 (read-only)
• bit[21] MFU16 (read-only)
• bit[15] V: Overflow (read-only)
• bit[14] C: Carry (read-only)
• bit[13] N: Negative (read-only)
bit
Indicates the CPU core version. Currently fixed to "3".
Indicates whether the 32-bit multiplier unit is present ("1") or not ("0"). This is "0" for the MSM7630.
Indicates whether the 16-bit multiplier unit is present ("1") or not ("0"). This is "1" for the MSM7630.
Indicates that execution of an addition or subtraction instruction resulted in an arithmetic
overflow.
Indicates that execution of an addition or subtraction instruction resulted in an arithmetic carry or
borrow.
Indicates that execution of an addition or subtraction instruction resulted in a negative value
(bit[31] is "1").
31
VER
Link register (stores subroutine return address). Also stores %PC+4 during bl instruction
execution.
Stores value of %PC when an exception, interrupt, or trap is accepted.
Stores value of %nPC when an exception, interrupt, or trap is accepted.
Stores the immediate value of SETLI (Set Long Immediate) instructions.
28 27 26 25 24
0 0 0 0
23 22 21 20
0
32
M
U
F
16
M
U
F
0
19 18 17 16
0 0 0 0
15 14 13 12
V C N Z
11 10 9 8
0
C
P
I
C
L
I
N
O
P
7 6 5 4
0 0
E
B
P
M
E
3
PL
MSM7630
0
31/95