ml7074-003 Oki Semiconductor, ml7074-003 Datasheet
ml7074-003
Available stocks
Related parts for ml7074-003
ml7074-003 Summary of contents
Page 1
... OKI Semiconductor MSM7731-02 Dual Echo Canceler & Noise Canceler with Dual Codec for Hands-Free GENERAL DESCRIPTION The MSM7731 device developed for portable, handsfree communication with built-in line echo canceler, acoustic echo canceler, and transmission signal noise canceler. Built-in to the voice signal interface is a linear CODEC for the analog interface on the acoustic-side, and a linear CODEC for the analog interface on the line-side. On the line-side, in addition to the analog interface, there is also a µ ...
Page 2
... OKI Semiconductor BLOCK DIAGRAM + FEDL7731-02-11 MSM7731-02 AGND AVDD DGND1,2 DVDD1,2 TEST1-4 TEST9 PCMO PCMI LTHR LGC LATT LHD DEN EXCK DIN DOUT MCUSEL NCPAD1,2 NCSEL1,2 RPAD1-4 TPAD1-4 ECSEL GLPADTHR SLPTHR RST PCMEO PCMEI ATHR AGC AATT AHD SYNC SYNCSEL BCLK CLKSEL ...
Page 3
... OKI Semiconductor PIN CONFIGURATION (TOP VIEW) ECSEL 1 MCUSEL 2 AHD 3 NCPAD2 4 AATT 5 AGC 6 DGND1 7 ATHR 8 LHD 9 NCPAD1 10 LATT 11 LGC 12 LTHR 13 RPAD4 14 DVDD1 15 RPAD3 16 64-Pin Plastic QFP FEDL7731-02-11 MSM7731-02 PCMEO 48 PCMO 47 PCMSEL 46 SYNCSEL 45 DOUT 44 DEN 43 DVDD2 42 GLPADTHR 41 TEST9 40 LINEEN 39 AGND 38 LOUT 37 LPWI 36 LVFRO ...
Page 4
... OKI Semiconductor PIN FUNCTIONAL DESCRIPTION AIN, AGSX These are the acoustic analog input and level adjusting pins. The AIN pin is connected to the inverting input of the internal amp and the AGSX pin is connected to the amp output. For level adjustment, refer to the diagram below (Figure 1) ...
Page 5
... OKI Semiconductor AGND This is analog ground pin. DGND1, DGND2 These are the digital ground pins This is the analog +3 V power supply pin DD1 DD2 These are the digital +3 V power supply pins. SG This is the output pin for the analog signal ground potential. The output voltage is approximately 1.4 V. ...
Page 6
... OKI Semiconductor SYNC This is the 8 kHz sync signal I/O pin for digital data communication. This pin is switched to unction as an input or output by the CLKSEL pin. If the internal clock mode is selected by the CLKSEL pin kHz clock synchronized to be BCLK signal is output and digital data communication is performed. If the external clock mode is selected by the CLKSEL pin, this pin becomes an input that requires an 8 kHz clock input synchronized to be BCLK pin, and digital data communication is performed based on this input clock ...
Page 7
... OKI Semiconductor PCMEI This is the massage signal input pin. Use this pin when a massage is output to the speaker on the acoustic-side. This input signal is shifted at the rising edge of the BCLK signal and then input. The beginning of digital data is identified on the rising edge of the SYNC signal. The coding format can be selected as µ-law PCM or 16-bit linear (2’ ...
Page 8
... OKI Semiconductor SYNC BCLK PCMI D15 D14 D13 D12 PCMEI PCMO D15 D14 D13 D12 PCMEO (a) 16-bit linear coding format timing (normal sync) SYNC BCLK PCMI PCMEI PCMO PCMEO (b) µ-law PCM coding format timing (normal sync) ...
Page 9
... OKI Semiconductor ECSEL This is the echo canceler mode selection pin. A logic “1” selects the single echo canceler mode and a logic “0” selects the dual echo canceler mode. If the pin setting is changed, reset must be activated by either the PDN/RST pin or the PDN/RST bit (CR0-B7). If the single echo canceler mode is selected, echo canceler control on the line-side is unnecessary. This pin is ORed with the CR0-B0 bit of the control register. Refer to the section “ ...
Page 10
... OKI Semiconductor LGC/AGC This pin turns ON or OFF the gain control function to control the input level and prevent howling by means of gain controls (GainL/A) provided in the RinL/A inputs of the echo canceler. The gain controller adjusts the RinL/A input level when it is –10 dBm0 or above, and it has the control range –8.5 dB. A logic “0” turns the function ON and a logic “ ...
Page 11
... OKI Semiconductor NCSEL1, NCSEL2 These are the noise attenuation selection pins. In the “through mode” the noise canceler is halted and data is directly output. In the “normal mode” the noise canceler operates normally. Since the noise attenuation in the normal mode is selected after the initial mode has been released, the change of the noise attenuation during normal operation is invalid ...
Page 12
... OKI Semiconductor DEN EXCK 1 2 DIN DOUT DEN EXCK 1 2 DIN DOUT DEN EXCK 1 2 DIN DOUT DEN 1 2 EXCK DIN ...
Page 13
... OKI Semiconductor RPAD4, RPAD3, RPAD2, RPAD1 These are the receive signal gain adjusting and mute setting pins. Refer to Table 1 for the settings. Set these pins to a logic “0” when controlling by the control register. Because data is shifted into this pin in synchronization with the rising edge of the SYNC signal, hold the data at the pin for 250 µ ...
Page 14
... OKI Semiconductor ABSOLUTE MAXIMUM RATINGS Parameter Symbol Power Supply Voltage V Analog/Digital Input Voltage V Analog/Digital output Voltage V Storage Temperature T RECOMMENDED OPERATING CONDITION Parameter Symbol Power Supply Voltage V Operating Temperature Input High Voltage V Input Low Voltage V Digital Input Rise Time Digital Input Fall Time ...
Page 15
... OKI Semiconductor ELECTRICAL CHARACTERISTICS DC Characteristics Parameter Symbol Power Supply Current 1 I Power Supply Current 2 I Input Leakage Current High Level Digital Output V Voltage Low Level Digital Output V Voltage Digital Output Leakage Current Input Capacitance C Analog Interface Characteristics Parameter Symbol R Input Resistance ...
Page 16
... OKI Semiconductor Digital Interface Characteristics (1/3) Parameter Symbol Power-down/Reset Signal t RSTW Pulse Width Power-down/Reset Start t PDND Time Power down/Reset End Time t PDNH Power-down/Reset Internal t PDNS Setting Time Control Pulse Width t PARW Control Start Time t PARD Control End Time t PARH PDN/RST pin PDN/RST control bit ...
Page 17
... OKI Semiconductor Digital Interface Characteristics (2/3) Parameter Symbol Bit Clock Frequency f BCK Bit Clock Duty Ratio D Sync signal frequency f SYNC Sync signal Duty Ratio D SYNC t Transmit/Receive Sync Signal Setting Time t Input Setup Time t Input Hold Time t t SDX Digital Output Delay Time ...
Page 18
... OKI Semiconductor Digital Output Timing (Normal-sync BCLK SYNC t SDX PCMO PCMEO MSB Hi-Z Digital Output Timing (Short-frame-sync) BCLK SYNC PCMO PCMEO Hi-Z Digital Interface Characteristics (3/3) Parameter Symbol MCU Interface Digital Input/Output Setting Time t t EXCK Clock Frequency f EXCK ...
Page 19
... OKI Semiconductor Microcontroller Interface I/O Timing FEDL7731-02-11 MSM7731-02 19/54 ...
Page 20
... OKI Semiconductor AC Characteristic (Line side CODEC/Acoustic side CODEC) Parameter Symbol L T1 OSS L T2 300 to 3000 OSS Transmit Frequency L T3 OSS Response L T4 OSS L T5 OSS L T6 OSS L R1 OSS L R2 OSS Receive Frequency L R3 OSS Response L R4 OSS L R5 OSS SD T1 ...
Page 21
... OKI Semiconductor Noise Canceler Characteristics Parameter Symbol Noise Attenuation N res Measurement System Block Diagram White noise generator Echo Canceler Characteristics Parameter Symbol Echo Attenuation E res T acoud Cancelable Echo T acoud Delay Time T lined Measurement System Block Diagram White noise generator Level meter ...
Page 22
... OKI Semiconductor Rin input level vs. echo attenuation (Measuring Conditions) Rin signal E.R.L Delay time ATT, GC Noise floor -50 -45 E.R.L level vs. echo attenuation (with GLPAD) (Measuring Condition) Rin signal Rin input level Delay time ATT, GC Noise floor 45 GLPAD=±0dB 40 GLPAD=± ...
Page 23
... OKI Semiconductor Echo delay time vs. echo attenuation (Dual echo canceler mode/acoustic side) (Measuring Condition) Rin signal Rin input level E.R.L ATT, GC Noise floor Echo delay time vs. echo attenuation (Dual echo canceler mode/line side) (Measuring Condition) Rin signal Rin input level E ...
Page 24
... OKI Semiconductor Echo delay time vs. echo attenuation (Single echo canceler mode) (Measuring Condition) Rin signal Rin input level E.R.L ATT, GC Noise floor Slope filter frequency characteristic (with CODEC filter frequency characteristic) (Measuring Condition) Rin input level ...
Page 25
... OKI Semiconductor Echo Canceler Characteristics Data 1 (Line Echo, White Noise) (Measuring Condition) Rin signal Rin input level E.R.L ATT, GC Noise floor Echo attenuation = 40 dB Echo Canceler Characteristics Data 2 (Line Echo, Voice) (Measuring Condition) Rin signal Rin input level E.R.L ATT, GC Noise floor Echo attenuation = 34 dB ...
Page 26
... OKI Semiconductor FUNCTIONAL DESCRIPTION Control Registers Address Reg Name CR0 *PDN/RST CR1 #DMWR CR2 — CR3 — CR4 *LTHR CR5 ...
Page 27
... OKI Semiconductor (1) CR0 (basic operating mode setting CR0 PDN/RST RST Initial 0 0 Value (*5) Note*5: Initial values are the values set when reset is activated by the PDN/RST pin. (Initial values are also set in the same manner, except for CR0-B7, when reset by the PDN/RST bit of B7.) ...
Page 28
... OKI Semiconductor B1, B0 Operation mode selection (0, 0): Initial mode Approximately 200 ms after power-down reset is released, the initial mode is entered. Only in this mode can the contents of the internal default value store memory be modified and CR0-B5 to CR0-B0, CR1-B7, CR1-B0, CR11-B1, CR11-B0, and CR12-B2 be set. In this mode, digital signal output pins are at high impedance, digital communication input pins are internally processed as idle pattern inputs, and neither the echo canceler nor the noise canceler operates ...
Page 29
... OKI Semiconductor (2) CR1 B7 B6 CR1 DMWR — Initial Value Internal data memory write control In internal data memory, the data set in CR8 (D15 to D8) and CR9 (D7 to D0) is written to the memory address set in CR6 (A15 to A8) and CR7 (A7 to A0). Writing is possible only during the initial mode. ...
Page 30
... OKI Semiconductor (3) CR2 (Receive side level control CR2 — — Initial Value 0 0 B7, B6 Reserved bit. Modification of initial values is inhibited. B5, B4, B3, B2, B1,B0 Receive side level setting (RPAD) These bits adjust the receive signal gain and set the mute level. Notice that only the mute level setting differs from pin control. Because data is read by these bits in synchronization with the rising edge of the SYNC signal, hold the data in these bits for 250 µ ...
Page 31
... OKI Semiconductor (4) CR3 (Transmit Gain Adjustment CR3 — — Initial Value 0 0 B7, B6 Reserved bits. Modification of initial values is inhibited. B5, B4, B3, B2, B1, B0 Transmit side level setting (TPAD) These bits adjust the transmit signal gain and set the mute level. Notice that only the mute level setting differs from pin control. Because data is read by these bits in synchronization with the rising edge of the SYNC signal, hold the data in these bits for 250 µ ...
Page 32
... OKI Semiconductor (5) CR4 (Line echo canceler setting CR4 LTHR — Initial Value “Through mode” control This is the “through mode” control bit for the line echo canceler. In the “through mode”, RinL and SinL data is output directly to RoutL and SoutL respectively while each echo coefficient is maintained . In the through mode, the functions of LHD, LHLD, LATT and LGC are invalid. Because data is read by this bit in synchronization with the rising edge of the SYNC signal, hold the data in the bit for 250 µ ...
Page 33
... OKI Semiconductor B1 Attenuator control This bit turns ON or OFF the ATT function to prevent howling by means of attenuators (ATTsL, ATTrL) provided in the RinL input and SoutL output of the line echo canceler. If input is only to RinL, the ATT for SoutL (ATTsL) is activated. If input is only to SinL there is input to both SinL and RinL, the ATT for RinL input (ATTrL) is activated ...
Page 34
... OKI Semiconductor (6) CR5 (Acoustic echo canceler setting CR5 ATHR — Initial Value “Through mode”control This is the “Through mode” control bit for the acoustic echo canceler. In the “through mode”, RinA and SinA data is output directly to RoutA and SoutA respectively while each echo coefficient is maintained. ...
Page 35
... OKI Semiconductor B1 Attenuator control This bit selects the attenuation of the ATT function to prevent howling by means of attenuators (ATTsA, ATTrA) provided in the RinA input and SoutA output of the acoustic echo canceler. If input is only to RinA, the ATT for SoutA (ATTsA) is activated. If input is only to SinA there is input to both SinA and RinA, the ATT for RinA input (ATTrA) is activated ...
Page 36
... OKI Semiconductor (7) CR6 (Internal data memory write register CR6 A15 A14 Initial Value Memory upper address control This register sets the upper address of memory. For the writing method, refer to the Method of Internal Data Memory Access section. (8) CR7 (Internal data memory write register) ...
Page 37
... OKI Semiconductor (11) CR10 (Echo canceler I/O level setting CR10 GPADA2 GPADA1 Initial Value 0 0 B7, 6 Acoustic output level control These bits control the PAD level of the gain of the acoustic echo canceler’s SoutA output. PAD is turned ON or OFF by either the GLPADTHR pin or the GLPADTHR control register bit (CR1-B2 recommended to set the level to the positive level equal to LPADA2 and LPADA1 ...
Page 38
... OKI Semiconductor (12) CR11 (SYNC power-down control register CR11 READY — Initial Value Data write flag After power-down reset is released, this device enters the initial mode. This bit becomes “1” only during the initial mode, enabling access to the internal data memory. ...
Page 39
... OKI Semiconductor (13) CR12 (Reserved register CR12 — — Initial Value Reserved bits. B2 Noise attenuation selection control This bit selects the noise attenuation of the noise canceler. In the “through mode”, the noise canceler is halted and data is output directly. In the “normal mode” the noise canceler operates normally. Since the noise attenuation in the normal mode is selected after the initial mode has been released, the change of the noise attenuation during normal operation is invalid ...
Page 40
... OKI Semiconductor RELATIONSHIP BETWEEN PINS AND CONTROL REGISTERS In this device, the same function is controlled by either a pin or a control register. For example, when a function is controlled by a pin, setting of the corresponding control register is important. Table 3 shows the relationship between settings of pins when functions are controlled by control registers and setting of control registers when functions are controlled by pins ...
Page 41
... OKI Semiconductor CONTROL METHOD BY MCU START Power supply ON Set PDN/RST Cancel PDN/RST CR11- Yes Write internal memory? Yes No * Set CR1 to CR12* Set CR0 CR11- Yes Start telecommunication Set CR6 Set CR7 Set CR8 Set CR9 CR1 = 80h CR1 = 00h ...
Page 42
... OKI Semiconductor METHOD OF INTERNAL DATA MEMORY ACCESS The default values such as the cancelable echo delay time, echo attenuation and noise attenuation can be changed during the initial mode (CR0-B1, CR0-B0 = “00”). Refer to the procedure below. 1. Set the address of the default value store memory. (CR6 Set the modified values (data). (CR8 Set the write command. (CR1-B7 = " ...
Page 43
... OKI Semiconductor Echo Canceler Delay Time Cancelable echo delay time is as follows. (1) Single echo canceler mode Acoustic echo canceler Default Variable range Line echo canceler operation is halted. (2) Dual echo canceler mode (operation of acoustic and line echo cancelers) : acoustic delay time + line delay time ≤ ...
Page 44
... OKI Semiconductor Noise Attenuation There is a trade-off between noise attenuation and sound quality. In other words, increasing the noise attenuation deteriorates sound quality, and decreasing the noise attenuation improves sound quality. The following combinations of noise attenuation levels can be selected with this device. Select the noise attenuation appropriate to the sound quality ...
Page 45
... OKI Semiconductor Attenuation of ATT Function The attenuation (ATT values) of echo canceler ATT functions (ATTsL/ATTrL, ATTsA/ATTrA) can be selected from the following combinations. When selecting the attenuation, take note of the following. 1. Increasing the attenuation causes almost half duplex. 2. Increasing the attenuation causes the sound of the beginning and ending of words to be cut. ...
Page 46
... OKI Semiconductor GAIN ADJUSTMENT OF EXTERNAL SPEAKER AMPLIFIER The overflow (clipping) of speaker amplifier output occurred in the echo path between the echo canceler output (e.g. AVFRO) and the echo canceler input (e.g. AGSX) decreases the echo attenuation remarkably. In other words, when an external speaker amplifier is used, do gain adjusting without overflow of speaker amplifier output. ...
Page 47
... OKI Semiconductor DIFFERENCE BETWEEN MSM7731-01 AND MSM7731-02 Function Control method MCU Control Noise Attenuation Selection Pin Control MCU Control Noise Canceler I/O Gain Adjustment Function Pin Control MCU Control Acoustic Echo Canceler Attenuator Function Pin Control MCU Control Line Acoustic Echo Canceler Coefficient ...
Page 48
... OKI Semiconductor 3. Functions Noise attenuation selection Noise canceler I/O gain adjustment Acoustic echo canceler coefficient update Line echo canceler coefficient update Accoustic echo canceler attenuator SYNC power-down (MSM7731-02) Function added (17, 13.5, 8 dB, THR-selectable) Function added (±0, ±6, ±12, ±18 dB-selectable) Pin control disabled ...
Page 49
... OKI Semiconductor NOTES ON USE 1. Use a stabilized power supply with a low level of noises (especially spike noises and pulse noises of high frequencies) in order to prevent this device from malfunction or degradation in characteristics. 2. Place a good characteristic of bypass-capacitor for the power supply near the pins of this device in order to assure its electrical characteristics ...
Page 50
... OKI Semiconductor APPLICATION CIRCUIT (1) In case of line analog interface and pin control (NCSEL = 13.5 dB, NCPAD = ±6 dB, TRAD = 9 dB) 20 kΩ 20 kΩ Portable Line telephone 1 µF Interface 20 kΩ 3 V(D) RESET 3 V(D) + 0.1 µF 3 V(A) 0.1 µF 0.1µF 10 µF + MSM7731-02 LVFRO AVFRO LPWI APWI LOUT AOUT LGSX AGSX 20 kΩ ...
Page 51
... OKI Semiconductor APPLICATION CIRCUIT (2) In case of line digital interface and MCU control 3 V(D) SYNC BCLK DIN DOUT Controller RESET 3 V(D) + 0.1 µF 10 µF 3 V(A) 10 µF 0.1 µF 0.1 µ µF MSM7731-02 AVFRO LVFRO APWI LPWI LOUT AOUT LGSX AGSX 20 kΩ LIN AIN SYNC NCSEL1 BCLK ...
Page 52
... OKI Semiconductor PACKAGE DIMENSIONS QFP64-P-1414-0.80-BK Mirror finish 5 Note: A lead-free package is available. Please contact Oki Sales Office/Distributors for more information. Notes for Mounting the Surface Mount Type Package The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki’ ...
Page 53
... OKI Semiconductor REVISION HISTORY Document Date No. FEDL7731-02-04 Jan. 2000 FEDL7731-02-05 Jan. 29, 2002 FEDL7731-02-06 Feb. 26, 2002 FEDL7731-02-07 Aug. 15, 2002 FEDL7731-02-08 Oct. 7, 2002 FEDL7731-02-09 Dec 6, 2002 FEDL7731-02-10 Apr 7, 2003 FEDL7731-02-11 Sep 2, 2003 Page Previous Current Edition Edition – – Edition Typo corrections of “center clip” ...
Page 54
... OKI Semiconductor NOTICE 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date. 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product ...