lc01700pw Sanyo Semiconductor Corporation, lc01700pw Datasheet
lc01700pw
Related parts for lc01700pw
lc01700pw Summary of contents
Page 1
... Ordering number : ENA1337 LC01700PW Overview LC01700PW tuner IC for vehicle-mounted VICS incorporating FM FE, IF, OP AMP, PLL. VICS tuner can be developed by one chip. This IC can make up a small FM tuner module mounted for navigation. Features • Dedicated FM tuner IC for VICS in Japan and RDS in Europe. ...
Page 2
... Vo_1 Audio output level 2 Vo_2 Current drain S/N = 10dB at BER = 1% *2 Audio filter : HPF = 100Hz, LPF = OFF LC01700PW Conditions Not to exceed the absolute maximum rating Conditions Conditions 22.5kHz dev 1kHz, S/N = 30dB input level 7.5kHz dev 76kHz, S/N = 10dB input level *2 22.5kHz dev, Vin = 40dBµVEMF Vsm = 2.0V adjustment Pin 18 (STDO) Lo → ...
Page 3
... Package Dimensions unit : mm (typ) 3163B 9.0 7 0.5 0.18 (0.75) SANYO : SQFP48(7X7) LC01700PW 0.15 No.A1337-3/18 ...
Page 4
... V DD _AGC 46 0.1µF 47 1µ 220Ω -TOKO : 5CCE ( * 2) R1 -TAIYO YUDEN: #A638AN -1840YFZ T2 -TOKO : 5CCL ( * 3) CF -MURATA : ##613BG -0581WN LC01700PW 0.1µF 0.1µF 110nH 100kΩ 110nH 100kΩ T2 0.1µ ...
Page 5
... _AGC POWER 46 FMAGC OUT 47 CAGC IN/OUT 48 LNAAGC IN/OUT LC01700PW Description 1stMIX signal output (-) 1stMIX signal output (+) 1stMIX signal input (+) 1stMIX signal input (-) LNA signal output (-) LNA signal output (+) RF block power FM signal input (+) FM signal input (-) RF block GND LO block GND LO block power ...
Page 6
... The condition in which the SDA line changes from "H" to "L" with SCL at "H" is called the "Start" line. The condition in which the SDA line changes from "L" to "H" with SCL at "H" is called the "Stop" condition. SDA SCL S START condition LC01700PW 2 C-bus Description ...
Page 7
... Dataoutput by Transmitter Dataoutput by Receiver SCL from Master S START condition LC01700PW ACK signal from slsave ACK signal from receiver D1 D0 byte complete, interrupt within slave clock line held low while interrupts are serviced ...
Page 8
... SCL "L" time "Start" condition hold time 2 Data hold time For I C bus device Data setup time "Stop" condition setup time "Stop"-"Start" bus free time "Start" condition setup time Bus line capacitive load LC01700PW FAST-MODE ...
Page 9
... Fixed address 7-2. Register address Since the total number of internal registers is 16, 4-bit data set on the MSB side becomes invalid Invalid address 7-3. Register data Each register data consists of eight bits LC01700PW R Valid address ...
Page 10
... From master to slave 8-2. Individual register • data reading SDA START condition Slave address Repeated START condition Slave address From master to slave LC01700PW Write Invalid address ACK 1 ACK STOP condition From slave to master Write ...
Page 11
... When the master returns ACK (0 data) after reading of the initial register • address • data of read sequence, the register • address increases by one address, enabling consecutive reading of data corresponding to each register address. If the master does not return ACK (0 data), the register address does not increase. LC01700PW Write Invalid address ...
Page 12
... RSEL PLL REF reference frequency selection 6 ADCLK RSSIADC clock frequency changeover 5 DZSEL Dead zone adjustment ChargePump output current setting LC01700PW Functions 0:OFF 0:RSTDET 4:IFCNT_CLK 6:PROCNTR 0:Oscillation level small 15:10dBµV 0:OFF 0:Reset 0:LSB + Receiver frequency 1stl frequency = PCNT ...
Page 13
... IFAG 1stIFA gain adjustment XOSCADJ Crystal oscillation level adjustment LC01700PW Functions 0:Fixing 0:OFF 0:OFF 0:Fixing 0:Softmute function OFF 1:-4dBµV 0:31mV/dB *RSSI output gradient 0:4dB compensation 0:Fixing 0:Sensitivity low 0:Sensitivity low 0:-3dBµV 0:OFF ...
Page 14
... Power enable (RFAGC block LC01700PW Functions 0:3.1dB 4:6.0dB 0:106mVrm 1:119mVrms 2:151mVrms 3:167mVrms 4:212mVrm 5:230mVrms 6:276mVrms 7:297mVrms 0:OFF 0:OFF 0:OFF 0:OFF 0:OFF 0:OFF 0:OFF 0:OFF 0:OFF 0:OFF * Register value : Decimal notation Default Bit operation value 1:3 ...
Page 15
... RSEL PLL REF reference frequency selection 6 ADCLK RSSIADC clock frequency changeover 5 DZSEL Dead zone adjustment ChargePump output current setting LC01700PW Functions 0:OFF 0:RSTDET 4:IFCNT_CLK 6:PROCNTR 0:Oscillation level small 15:10dBµV 0:OFF 0:Reset 0:LSB IFCOUT value ndIF frequency ...
Page 16
... IFAG 1stIFA gain adjustment XOSCADJ Crystal oscillation level adjustment LC01700PW Functions 0:Fixing 0:OFF 0:OFF 0:Fixing 0:Softmute function OFF 1:-4dBµV 0:31mV/dB *RSSI output gradient 0:4dB compensation 0:Fixing 0:Sensitivity low 0:Sensitivity low 0:-3dBµV 0:OFF ...
Page 17
... SMTSWOUT Soft mute changeover control signal output RSSIOUT RSSI digital output LC01700PW Functions 0:3.1dB 4:6.0dB 0:106mVrm 1:119mVrms 2:151mVrms 3:167mVrms 4:212mVrm 5:230mVrms 6:276mVrms 7:297mVrms 0:OFF 0:OFF 0:OFF 0:OFF 0:OFF 0:OFF 0:OFF 0:OFF 0:OFF 0:OFF 0:LSB 0:LSB ...
Page 18
... SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above. This catalog provides information as of October, 2008. Specifications and information herein are subject to change without notice. LC01700PW PS No.A1337-18/18 ...