hsp50110 Intersil Corporation, hsp50110 Datasheet - Page 21

no-image

hsp50110

Manufacturer Part Number
hsp50110
Description
Digital Quadrature Tuner
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
hsp5011055-52
Manufacturer:
HARRIS
Quantity:
12 388
Part Number:
hsp50110JC-52
Manufacturer:
TEXAS
Quantity:
139
Part Number:
hsp50110JC-52
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
hsp50110JI-52
Manufacturer:
HARRIS
Quantity:
5
Part Number:
hsp50110JI-52
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
hsp50110JI-52*
Manufacturer:
BI
Quantity:
3
* Test Mode Enable is Destination Address = 4, bit-3.
References
[1] Hogenauer, Eugene, “An Economical Class of Digital
[2] Samueli, Henry “The Design of Multiplierless FIR filters
POSITION
POSITION
POSITION
28-19
31-29
31-8
16-7
Filters for Decimation and Interpolation”, IEEE
Transactions on Acoustics, Speech and Signal
Processing, Vol. ASSP-29 No. 2, April 1981.
for Compensating D/A Converter Frequency Response
Distortion”, IEEE Transaction Circuits and Systems,
Vol. 35, No. 8, August 1988.
BIT
BIT
BIT
7-0
4-0
7-0
17
18
5
6
Phase Offset
Force SPH4-0
Force SSTRB
Force HI/LO
Force IOUT9-0
Force DATARDY
Force LOTP
Force QOUT9-0
AGC Read
FUNCTION
FUNCTION
FUNCTION
21
This 8 bit two’s complement value specifies a carrier phase offset of (n/128) where n is the two’s com-
plement value. This provides a range of phase offsets from - to *(127/128). (See Synthesizer/Mixer
Section).
Reserved.
When Test Mode enabled*, SPH4-0 is forced to the values programmed in these bit locations. Bit position
4 maps to SPH4. (See Test Mode Section).
When Test Mode enabled*, SSTRB is forced to state of this bit.
When Test Mode enabled*, HI/LO is forced to state of this bit.
When Test Mode enabled*, IOUT9-0 if forced to the values programmed in these bit locations. Bit position
16 maps to IOUT9.
When Test Mode enabled*, DATARDY is forced to state of this bit.
When Test Mode enabled*, LOTP is forced to state of this bit.
When Test Mode enabled*, QOUT9-0 is forced to the values programmed in these bit locations. Bit posi-
tion 16 maps to QOUT9.
Reserved.
Writing this address samples the accumulator in the AGC’s Loop Filter. The procedure for reading the
sampled value out of the part on C0-7 is discussed in the Microprocessor Interface Section. (See Micro-
processor Interface Section).
TABLE 14. AGC SAMPLE STROBE REGISTER
TABLE 12. PHASE OFFSET REGISTER
DESTINATION ADDRESS = 7
DESTINATION ADDRESS = 8
DESTINATION ADDRESS = 9
TABLE 13. TEST REGISTER
HSP50110
DESCRIPTION
DESCRIPTION
DESCRIPTION

Related parts for hsp50110