xr16v654 Exar Corporation, xr16v654 Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr16v654
Manufacturer Part Number
xr16v654
Description
2.25v To 3.6v Quad Uart With 64-byte Fifo
Manufacturer
Exar Corporation
Datasheet
1.XR16V654.pdf
(58 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xr16v654DIV-F
Manufacturer:
Exar
Quantity:
260
Company:
Part Number:
xr16v654DIV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
xr16v654IJ-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
xr16v654IL-F
Manufacturer:
TI
Quantity:
1 600
Part Number:
xr16v654IL-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16v654IQ-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
xr16v654IV-F
Manufacturer:
EXAR
Quantity:
140
Company:
Part Number:
xr16v654IV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16v654IV-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
XR16V654/654D
2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO
Each UART channel in the V654 has a set of enhanced registers for controlling, monitoring and data loading
and unloading. The configuration register set is compatible to those already available in the standard single
16C550. These registers function as data holding registers (THR/RHR), interrupt status and control registers
(ISR/IER), a FIFO control register (FCR), receive line status and control registers (LSR/LCR), modem status
and control registers (MSR/MCR), programmable data rate (clock) divisor registers (DLL/DLM/DLD), and a
user accessible scratchpad register (SPR).
Beyond the general 16C550 features and capabilities, the V654 offers enhanced feature registers (EFR, Xon/
Xoff 1, Xon/Xoff 2, FSTAT) that provide automatic RTS and CTS hardware flow control and automatic Xon/Xoff
software flow control. All the register functions are discussed in full detail later in
INTERNAL REGISTERS” on page
The interrupt outputs change according to the operating mode and enhanced features setup.
summarize the operating behavior for the transmitter and receiver. Also see
The device does not support direct memory access. The DMA Mode (a legacy term) in this document does not
mean “direct memory access” but refers to data block transfer operation. The DMA mode affects the state of
the RXRDY# A-D and TXRDY# A-D output pins. The transmit and receive FIFO trigger levels provide
additional flexibility to the user for block mode operation. The LSR bits 5-6 provide an indication when the
transmitter is empty or has an empty location(s) for more data. The user can optionally operate the transmit
and receive FIFO in the DMA mode (FCR bit-3 = 1). When the transmit and receive FIFOs are enabled and the
DMA mode is disabled (FCR bit-3 = 0), the V654 is placed in single-character mode for data transmit or receive
operation. When DMA mode is enabled (FCR bit-3 = 1), the user takes advantage of block mode operation by
2.4
2.5
2.6
INT Pin
INT Pin
Channels A-D Internal Registers
INT Ouputs for Channels A-D
DMA Mode
LOW = a byte in THR
HIGH = THR empty
LOW = no data
HIGH = 1 byte
(FIFO D
(FIFO D
FCR B
FCR B
T
ABLE
T
ABLE
IT
ISABLED
IT
ISABLED
-0 = 0
-0 = 0
3: INT P
4: INT P
)
)
26.
IN
IN
LOW = FIFO above trigger level
HIGH = FIFO below trigger level or
FIFO empty
LOW = FIFO below trigger level
HIGH = FIFO above trigger level
O
PERATION FOR
O
PERATION FOR
(DMA Mode Disabled)
(DMA Mode Disabled)
FCR Bit-3 = 0
FCR Bit-3 = 0
14
T
RANSMITTER FOR
R
ECEIVER FOR
FCR B
FCR B
IT
IT
-0 = 1 (FIFO E
-0 = 1 (FIFO E
C
HANNELS
C
HANNELS
LOW = FIFO above trigger level
HIGH = FIFO below trigger level or
FIFO empty
LOW = FIFO below trigger level
HIGH = FIFO above trigger level
Figure 21
NABLED
NABLED
(DMA Mode Enabled)
(DMA Mode Enabled)
A-D
A-D
FCR Bit-3 = 1
FCR Bit-3 = 1
through 26.
)
)
“Section 3.0, UART
Table 3 and 4
REV. 1.0.1