ak4373 ETC-unknow, ak4373 Datasheet - Page 36

• Manufacturer Part Number: ak4373
• Description: Low Power Stereo Dac With Hp/spk-amp
• Manufacturer: ETC-unknow

■
The AK4373 becomes EXT Master Mode by setting PMPLL bit = “0” and M/S bit = “1”. Master clock is input from the
MCKI pin, the internal PLL circuit is not operated. The clock required to operate is MCKI (256fs, 512fs or 1024fs). The
input frequency of MCKI is selected by FS1-0 bits
The S/N of the DAC at low sampling frequencies is worse than at high sampling frequencies due to out-of-band noise.
The out-of-band noise can be improved by using higher frequency of the master clock. The S/N of the DAC output
through the HPL/HPR pins at fs=8kHz is shown in
MCKI should always be present whenever the DAC is in operation (PMDAC bit = “1”). If MCKI is not provided, the
AK4373 may draw excess current and it is not possible to operate properly because utilizes dynamic refreshed logic
internally. If MCKI is not present, the DAC should be in the power-down mode (PMDAC bit = “0”).
■
MCKO output frequency can be controlled by PS1/0 bits when MCKO bit is “1” regardless of any clock mode
(PLL/EXT, Master/Slave).
MS0991-E-00
EXT Master Mode (PMPLL bit = “0”, M/S bit = “1”)
MCKO output frequency
Mode
0
1
2
3
Table 14. MCKI Frequency at EXT Master Mode (PMPLL bit = “0”, M/S bit = “1”) (x: Don’t care)
FS3-2 bits
x
x
x
x
Mode
Table 16. MCKO Output Frequency (EXT Mode, MCKO bit = “1”)
Table 15. Relationship between MCKI and S/N of HPL/HPR pins
0
1
2
3
Mode
AK4373
0
2
3
1
FS1 bit
0
0
1
1
MCKO
MCKI
BICK
LRCK
SDTI
PS1 bit
1024fs
MCKI
0
0
1
1
256fs
512fs
512fs
Figure 29. EXT Master Mode
FS0 bit
256fs, 512fs or 1024fs
(Table
Table
0
1
0
1
(fs=8kHz, 20kHzLPF + A-weighted)
32fs or 64fs
PS0 bit
- 36 -
15.
14).
1fs
0
1
0
1
MCKI Input
Frequency
1024fs
256fs
512fs
512fs
56dB
75dB
93dB
S/N
MCKO pin
MCLK
BCLK
LRCK
SDTO
256fs
128fs
64fs
32fs
DSP or μP
Sampling Frequency
7.35kHz ∼ 48kHz
7.35kHz ∼ 13kHz
7.35kHz ∼ 26kHz
7.35kHz ∼ 48kHz
(default)
Range
(default)
[AK4373]
2008/09