ak4358 AKM Semiconductor, Inc., ak4358 Datasheet - Page 14

no-image

ak4358

Manufacturer Part Number
ak4358
Description
192khz 24-bit 8ch Dac With Dsd Input
Manufacturer
AKM Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ak4358VQ
Manufacturer:
AKM Semiconductor Inc
Quantity:
1 951
Part Number:
ak4358VQ
Manufacturer:
AKM
Quantity:
11 050
Part Number:
ak4358VQ
Manufacturer:
AKM
Quantity:
1 000
Part Number:
ak4358VQ-L
Manufacturer:
ELPIDA
Quantity:
32
Part Number:
ak4358VQ-L
Manufacturer:
AKM
Quantity:
4 650
Part Number:
ak4358VQ-L
Manufacturer:
AKM
Quantity:
2 663
Part Number:
ak4358VQ-L
Manufacturer:
AKM
Quantity:
20 000
Company:
Part Number:
ak4358VQ-L
Quantity:
222
Company:
Part Number:
ak4358VQ-L
Quantity:
222
Part Number:
ak4358VQP-L
Manufacturer:
AKM Semiconductor Inc
Quantity:
10 000
ASAHI KASEI
2) DSD Mode
The external clocks, which are required to operate the AK4358, are MCLK and DCLK. The master clock (MCLK) should
be synchronized with DSD clock (DCLK) but the phase is not critical. The frequency of MCLK is set by DCKS bit.
All external clocks (MCLK, DCLK) should always be present whenever the AK4358 is in the normal operation mode
(PDN= ”H”). If these clocks are not provided, the AK4358 may draw excess current because the device utilizes dynamic
refreshed logic internally. The AK4358 should be reset by PDN= ”L” after threse clocks are provided. If the external
clocks are not present, the AK4358 should be in the power-down mode (PDN= ”L”). After exiting reset(PDN = “ ↑ ”) at
power-up etc., the AK4358 is in the power-down mode until MCLK is input. PCM interface signals (BICK, LRCK,
SDTI1-4) are fixed to “H” or “L”.
MS0203-E-01
176.4kHz
192.0kHz
32.0kHz
44.1kHz
48.0kHz
88.2kHz
96.0kHz
LRCK
fs
88.2kHz
96.0kHz
LRCK
fs
22.5792
24.5760
Table 4. System Clock Example (Double Speed Mode @Manual Setting Mode)
128fs
Table 5. System Clock Example (Quad Speed Mode @Manual Setting Mode)
-
-
-
-
-
11.2896MHz
12.2880MHz
128fs
176.4kHz
192.0kHz
Table 8. Relationship between ACKSN pin and ACKS bit
ACKSN pin
LRCK
33.8688
36.8640
Table 7. System Clock Example (Auto Setting Mode)
192fs
fs
Table 6. Sampling Speed (Auto Setting Mode)
-
-
-
-
-
0
0
1
1
512fs
256fs
128fs
16.9344MHz
18.4320MHz
22.5792MHz
24.5760MHz
192fs
MCLK
22.5792
24.5760
128fs
256fs
MCLK (MHz)
ACKS bit
-
-
-
-
-
MCLK
768fs
384fs
192fs
0
1
0
1
MCLK
- 14 -
22.5792MHz 33.8688MHz
24.5760MHz 36.8640MHz
33.8688
36.8640
33.8688MHz
36.8640MHz
384fs
256fs
-
-
-
-
-
192fs
Sampling Speed
Manual Setting Mode
Manual Setting Mode
Manual Setting Mode
Auto Setting Mode
Normal
Double
Quad
Clock Mode
16.3840
22.5792
24.5760
512fs
11.2896MHz
12.2880MHz
-
-
-
-
384fs
BICK
64fs
24.5760
33.8688
36.8640
768fs
5.6448MHz
6.1440MHz
-
-
-
-
(Default)
BICK
64fs
Sampling Speed
Normal
Double
Quad
[AK4358]
2006/02

Related parts for ak4358