mc908jl16 Freescale Semiconductor, Inc, mc908jl16 Datasheet - Page 113

• Manufacturer Part Number: mc908jl16
• Description: M68hc08 Microcontrollers Microcontroller
• Manufacturer: Freescale Semiconductor, Inc

8.4.6 Repeated START Signal
As shown in
STOP signal to terminate the communication. This is used by the master to communicate with another
slave or with the same slave in different mode (transmit/receive mode) without releasing the bus.
8.4.7 Arbitration Procedure
The IIC bus is a true multi-master bus that allows more than one master to be connected on it. If two or
more masters try to control the bus at the same time, a clock synchronization procedure determines the
bus clock, for which the low period is equal to the longest clock low period and the high is equal to the
shortest one among the masters. The relative priority of the contending masters is determined by a data
arbitration procedure, a bus master loses arbitration if it transmits logic “1” while another master transmits
logic “0”. The losing masters immediately switch over to slave receive mode and stop driving SDA output.
In this case the transition from master to slave mode does not generate a STOP condition. Meanwhile, a
status bit is set by hardware to indicate loss of arbitration.
8.4.8 Clock Synchronization
Since wire-AND logic is performed on SCL line, a high-to-low transition on SCL line affects all the devices
connected on the bus. The devices start counting their low period and once a device's clock has gone
low, it holds the SCL line low until the clock high state is reached. However, the change of low to high in
this device clock may not change the state of the SCL line if another device clock is still within its low
period. Therefore, synchronized clock SCL is held low by the device with the longest low period. Devices
with shorter low periods enter a high wait state during this time (see
concerned have counted off their low period, the synchronized clock SCL line is released and pulled high.
There is then no difference between the device clocks and the state of the SCL line and all the devices
start counting their high periods. The first device to complete its high period pulls the SCL line low again.
Freescale Semiconductor
SCL1
SCL2
Figure
SCL
8-2, a repeated START signal is a START signal generated without first generating a
Internal Counter Reset
Figure 8-3. IIC Clock Synchronization
MC68HC908JL16 Data Sheet, Rev. 1.1
Delay
Start Counting High Period
Figure
8-3). When all devices
Functional Description
113