mb95f108bspfv Fujitsu Microelectronics, Inc., mb95f108bspfv Datasheet
![no-image](/images/no-image-200.jpg)
mb95f108bspfv
Related parts for mb95f108bspfv
mb95f108bspfv Summary of contents
Page 1
FUJITSU SEMICONDUCTOR DATA SHEET 8-bit Proprietary Microcontrollers CMOS F 2 MC-8FX MB95100B Series MB95107B/F108BS/F108BW/R107B/D108BS/ MB95D108BW/FV100D-101 I DESCRIPTION The MB95100B series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions. Note ...
Page 2
MB95100B Series (Continued) • Timer • 8/16-bit compound timer × 2 channels • 16-bit reload timer • 8/16-bit PPG × 2 channels • 16-bit PPG × 2 channels • Timebase timer • Watch prescaler (for dual clock product) • FRAM ...
Page 3
I PRODUCT LINEUP Part number MB95107B Parameter MASK ROM Type product ROM capacity 48K bytes RAM capacity FRAM capacity Reset output Selectable Clock system Single/Dual clock* Low voltage detection reset Number of basic instructions Instruction bit length Instruction length CPU ...
Page 4
MB95100B Series (Continued) Part number MB95107B Parameter Two clock modes and two counter operating modes can be selected. Square wave form output 16-bit reload timer Count clock : 7 internal clocks and external clock can be selected. Counter operating mode ...
Page 5
I SELECT OF OSCILLATION STABILIZATION WAIT TIME (MASK ROM PRODUCT ONLY) For the MASK ROM product, you can set the mask option when ordering MASK ROM to select the initial value of main clock oscillation stabilization wait time from among ...
Page 6
MB95100B Series I DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS • Notes on Using Evaluation Products The evaluation product has not only the functions of the MB95100B series but also those of other products to support software development for ...
Page 7
I PIN ASSIGNMENT AVcc 2 AVR 3 PE3/INT13 4 PE2/INT12 5 PE1/INT11 6 PE0/INT10 7 P83 8 P82 9 P81 10 P80 11 ...
Page 8
MB95100B Series I PIN DESCRIPTION Pin no. Pin name circuit type AVR 3 PE3/INT13 4 PE2/INT12 5 PE1/INT11 6 PE0/INT10 7 P83 8 P82 9 P81 10 P80 11 P71/TI0 12 P70/TO0 13 MOD 14 X0 ...
Page 9
I/O Pin no. Pin name circuit type* 31 P11/UO0 32 P12/UCK0 H P13/TRG0/ 33 ADTG 34 P14/PPG0 35 P20/PPG00 36 P21/PPG01 37 P22/TO00 H 38 P23/TO01 39 P24/EC0 40 P50/SCL0 I 41 P51/SDA0 42 P52/PPG1 H 43 P53/TRG1 44 P60/PPG10 ...
Page 10
MB95100B Series (Continued) Pin no. Pin name 52 P43/AN11 53 P42/AN10 54 P41/AN09 55 P40/AN08 56 P37/AN07 57 P36/AN06 58 P35/AN05 59 P34/AN04 60 P33/AN03 61 P32/AN02 62 P31/AN01 63 P30/AN00 For the I/O circuit ...
Page 11
I I/O CIRCUIT TYPE Type Circuit X1 (X1A) X0 (X0A) A Standby control B R B’ P-ch C N-ch Standby control External interrupt enable R P-ch P-ch G N-ch Standby control R P-ch P-ch H N-ch Standby control MB95100B Series ...
Page 12
MB95100B Series Type I Standby control R P-ch J A/D control Standby control K Standby control L Standby control O Standby control 12 Circuit • N-ch open drain output • CMOS input P-ch • Hysteresis input Digital output • P-ch ...
Page 13
Type Circuit R P-ch P-ch P N-ch Standby control External interrupt control MB95100B Series • CMOS output • Hysteresis input Pull-up control • With pull-up control Digital output Digital output Hysteresis input Remarks 13 ...
Page 14
MB95100B Series I HANDLING DEVICES • Preventing Latch-up Care must be taken to ensure that maximum voltage ratings are not exceeded when they are used. Latch-up may occur on CMOS ICs if voltage higher than V other than medium- and ...
Page 15
Mode Pin (MOD) Connect the MOD pin directly prevent the device unintentionally entering the test mode due to noise, lay out the printed circuit board minimize the distance from the MOD pin to ...
Page 16
MB95100B Series I PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING PARALLEL PROGRAMMER • Supported Parallel Programmers and Adapters The following table lists supported parallel programmers and adapters. Package FPT-64P-M03 FPT-64P-M09 Note : For information on applicable adapter models and parallel programmers, contact ...
Page 17
I BLOCK DIAGRAM RST X0,X1 1 PG2/X1A* 1 PG1/X0A* Watch prescaler PG0 Watch counter P00/INT00 to P07/INT07 External interrupt ch.0 to ch.7 P10/UI0 P11/UO0 P12/UCK0 P13/TRG0/ADTG 16-bit PPG ch.0 P14/PPG0 P20/PPG00 8/16-bit PPG ch.0 P21/PPG01 P22/TO00 8/16-bit compound P23/TO01 P24/EC0 ...
Page 18
MB95100B Series I CPU CORE 1. Memory space Memory space of the MB95100B series is 64 Kbytes and consists of I/O area, data area, and program area. The memory space includes special-purpose areas such as the general-purpose registers and vector ...
Page 19
Register The MB95100B series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The dedicated registers are as follows: Program counter (PC 16-bit register to indicate locations where instructions are ...
Page 20
MB95100B Series The RP indicates the address of the register bank currently being used. The relationship between the content of RP and the real address conforms to the conversion rule illustrated below: • Rule for Conversion of Actual Addresses in ...
Page 21
The following general-purpose registers are provided: General-purpose registers: 8-bit data storage registers The general-purpose registers are 8 bits and located in the register banks on the memory. 1-bank contains 8- register total of 32 banks can be ...
Page 22
MB95100B Series I FRAM • Slave address of FRAM FRAM operates as one of the slave devices connected to the I When data is transferred by the the slave address of FRAM is shown below. Slave address ...
Page 23
Single byte write Start Condition Microcontroller MSB S Slave Address 0 FRAM • Compound byte write Start Condition Microcontroller MSB LSB S Slave Address 0 FRAM • Current address read Start Condition Microcontroller MSB S FRAM • Continuous address ...
Page 24
MB95100B Series I I/O MAP Register Address abbreviation 0000 PDR0 H 0001 DDR0 H 0002 PDR1 H 0003 DDR1 H 0004 H 0005 WATR H 0006 PLLC H 0007 SYCC H 0008 STBC H 0009 RSRR H 000A TBTC ...
Page 25
Register Address abbreviation 002B DDRG H 002C H 002D PUL1 H 002E PUL2 H 002F PUL3 H 0030 PUL4 H 0031 PUL5 H 0032 PUL7 H 0033 H 0034 PULE H 0035 PULG H 0036 T01CR1 8/16-bit compound ...
Page 26
MB95100B Series Register Address abbreviation 004E , H 004F H 0050 SCR H 0051 SMR H 0052 SSR H 0053 RDR/TDR H 0054 ESCR H 0055 ECCR H 0056 SMC10 H 0057 SMC20 H 0058 SSR0 H 0059 TDR0 ...
Page 27
Register Address abbreviation 0078 H 0079 ILR0 H 007A ILR1 H 007B ILR2 H 007C ILR3 H 007D ILR4 H 007E ILR5 H 007F H 0F80 WRARH0 Wild register address setting register (Upper byte) ch.0 H 0F81 WRARL0 ...
Page 28
MB95100B Series Register Address abbreviation 0FA0 PPS11 H 0FA1 PPS10 H 0FA2 PDS11 H 0FA3 PDS10 H 0FA4 PPGS H 0FA5 REVC H TMRH0/ 0FA6 H TMRLRH0 TMRL0/ 0FA7 H TMRLRL0 0FA8 , H 0FA9 H 0FAA PDCRH0 H ...
Page 29
Register Address abbreviation 0FC4 H to 0FE2 H 0FE3 WCDR H 0FE4 H to 0FED H 0FEE ILSR H 0FEF WICR H 0FF0 H to 0FFF H • R/W access symbols R/W : Readable/Writable R : ...
Page 30
MB95100B Series I INTERRUPT SOURCE TABLE Interrupt source External interrupt ch.0 External interrupt ch.4 External interrupt ch.1 External interrupt ch.5 External interrupt ch.2 External interrupt ch.6 External interrupt ch.3 External interrupt ch.7 UART/SIO ch.0 8/16-bit compound timer ch.0 (Lower) 8/16-bit ...
Page 31
I ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings Parameter Symbol Power supply voltage AVR V I1 Input voltage Output voltage Maximum clamp current I CLAMP Total maximum clamp Σ|I | ...
Page 32
MB95100B Series (Continued) Parameter Symbol Power consumption Pd Operating temperature T A Storage temperature T STG *1 : The parameter is based Apply equal potential and Vo should not exceed ...
Page 33
Recommended Operating Conditions Sym- Parameter Pin name Condition bol Power supply voltage AV CC A/D converter reference input AVR voltage Operating temperature The values vary with the operating frequency. WARNING: The recommended ...
Page 34
MB95100B Series 3. DC Characteristics Sym- Parameter Pin name bol V P10, P67 IH1 V P50, P51 IH2 P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, V P52, P53, IHS1 P60 to P67, ...
Page 35
Sym- Parameter Pin name bol P10, P50, P51 P67 P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P50 to P53, V ILS P60 to P67, “L” level input P70, P71, voltage ...
Page 36
MB95100B Series Sym- Parameter Pin name bol P10 to P14, P20 to P24, P30 to P37, P40 to P43, Pull-up resistor R PULL P52, P53, P70, P71, PE0 to PE3, PG0, PG1* Pull-down R MOD MOD resistor Input Other than ...
Page 37
Sym- Parameter Pin name bol CCS Power supply V (External CC current* 3 clock operation) I CCL I CCLS I CCT I CCMPLL MB95100B Series = ...
Page 38
MB95100B Series (Continued) Sym- Parameter Pin name bol I CCSPLL V (External CC clock operation) I CTS Power supply current CCH P10, P50, P51, and P67 can switch the input ...
Page 39
AC Characteristics (1) Clock Timing Sym- Parameter Pin name Conditions bol F X0 Clock frequency F X0A, X1A CL t X0, X1 HCYL Clock cycle time t X0A, X1A LCYL t WH1 X0 t WL1 Input clock ...
Page 40
MB95100B Series • Input wave form for using external clock (main clock) X0 • Figure of main clock Input port external connection When using a crystal or ceramic oscillator • Input wave form for using external clock (sub clock) X0A ...
Page 41
Source Clock/Machine Clock Sym- Pin Parameter bol name Source clock cycle time* 1 t SCLK (Clock before setting division) F Source clock SP frequency F SPL Machine clock cycle time* 2 t MCLK (Minimum instruction ...
Page 42
MB95100B Series • Outline of clock generation block F CH Divided by 2 (main oscillation) Main PLL × 1 × 2 × 2.5 × Divided by 2 (sub oscillation) Sub PLL × 2 × 3 × 4 ...
Page 43
Operating voltage - Operating frequency (When T • MB95107B, MB95R107B Sub PLL operation guarantee range Sub clock mode and watch mode 3.6 2.3 1.8 16.384 kHz 32 kHz PLL operation Source clock frequency (F • MB95F108BS, MB95F108BW, MB95D108BS, MB95D108BW ...
Page 44
MB95100B Series • Operating voltage - Operating frequency (When T • MB95107B, MB95R107B Sub PLL operation guarantee range Sub clock mode and watch mode operation guarantee range 3.6 2.3 1.8 16.384 kHz 32 kHz PLL operation guarantee range Source clock ...
Page 45
Operating voltage - Operating frequency (T • MB95FV100D-101 Sub PLL, Sub clock mode and watch mode operation guarantee range 3.6 2.6 16.384 kHz 32 kHz PLL operation guarantee range Source clock frequency (F MB95100B Series = + 5 °C ...
Page 46
MB95100B Series • Main PLL operation frequency [MHz] 16. 7 × 4 × 2.5 × 4.062 5 6.4 6.5 Machine clock frequency ( × ...
Page 47
External Reset Parameter Symbol RST “L” level pulse t Oscillation time of oscillator* RSTL width *1 : Refer to “ (2) Source Clock/Machine Clock” for Oscillation start time of oscillator is the time that the amplitude ...
Page 48
MB95100B Series (4) Power-on Reset Parameter Power supply rising time Power supply cutoff time Note : The power supply must be turned on within the selected oscillation stabilization time Note : Sudden change of power supply voltage may ...
Page 49
Peripheral Input Timing Parameter Peripheral input “H” pulse width Peripheral input “L” pulse width * : Refer to “ (2) Source Clock/Machine Clock” for t INT00 to INT07, INT10 to INT13, EC0, EC1, TI0, TRG0/ADTG, TRG1 = 3.3 V, ...
Page 50
MB95100B Series (6) UART/SIO, Serial I/O Timing Parameter Serial clock cycle time UCK ↓ → UO time Valid UI → UCK ↑ UCK ↑ → valid UI hold time Serial clock “H” pulse width Serial clock “L” pulse width UCK ...
Page 51
LIN-UART Timing Sampling at the rising edge of sampling clock* (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0) Sym- Parameter bol Serial clock cycle time t SCYC SCK ↑→ SOT delay time t ...
Page 52
MB95100B Series • Internal shift clock mode SCK SOT SIN • External shift clock mode SCK 0 SOT SIN 52 t SCYC 2 SLOVI 2 IVSHI SHIXI ...
Page 53
Sampling at the falling edge of sampling clock* (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0) Sym- Parameter bol Serial clock cycle time t SCYC SCK↑→ SOT delay time t SHOVI Valid SIN→SCK↓ t ...
Page 54
MB95100B Series • Internal shift clock mode SCK SOT SIN • External shift clock mode SCK 0 SOT SIN 54 t SCYC 2 SHOVI 2 IVSLI SLIXI ...
Page 55
Sampling at the rising edge of sampling clock* (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1) Sym- Parameter bol Serial clock cycle time t SCYC SCK↑→ SOT delay time t SHOVI Valid SIN→SCK↓ t ...
Page 56
MB95100B Series Sampling at the falling edge of sampling clock* (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1) Parameter Serial clock cycle time SCK↓→SOT delay time Valid SIN→SCK↑ SCK↑ → valid SIN hold time ...
Page 57
Timing Parameter Symbol SCL clock frequency f SCL (Repeat) Start condition hold t HD;STA time SDA ↓ → SCL ↓ SCL clock “L” width t LOW SCL clock “H” width t HIGH (Repeat) Start condition set- ...
Page 58
MB95100B Series Sym- Pin Parameter bol name SCL clock t SCL0 LOW “L” width SCL clock t SCL0 HIGH “H” width Start condition SCL0 t HD;STA hold time SDA0 Stop condition SCL0 t SU;STO setup time SDA0 Start condition SCL0 ...
Page 59
Sym- Pin Parameter bol name Stop condition SCL0 t SU;STO detection SDA0 Restart condition SCL0 t SU;STA detection condition SDA0 SCL0 Bus free time t BUF SDA0 SCL0 Data hold time t HD;DAT SDA0 SCL0 Data setup time t ...
Page 60
MB95100B Series 5. A/D Converter (1) A/D Converter Electrical Characteristics = 3.3 V [Flash memory product Sym- Parameter bol Resolution Total error Linearity error Differential linear error AV Zero transition ...
Page 61
Notes on Using A/D Converter • About the external impedance of analog input and its sampling time • A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog ...
Page 62
MB95100B Series (3) Definition of A/D Converter Terms • Resolution The level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into 2 • Linearity error ...
Page 63
Zero transition error 004 H Actual conversion characteristic 003 H Ideal characteristics 002 H Actual conversion characteristic 001 H V (measurement value Analog input Linearity error Actual conversion 3FF H characteristic 3FE H {1 LSB × ...
Page 64
MB95100B Series 6. Flash Memory Program/Erase Characteristics Parameter Sector erase time (4K bytes sector) Sector erase time (16K bytes sector) Byte programming time Program/erase cycle Power supply voltage at program/erase Flash memory data retention time = + 25 °C, V ...
Page 65
I MASK OPTION Part number No. Specifying procedure Clock mode select* 1 • Single-system clock mode 1 • Dual-system clock mode FRAM* 1 • With load of FRAM 2 • Without load of FRAM Low voltage detection reset* 2 • ...
Page 66
... MB95100B Series I ORDERING INFORMATION Part number MB95107BPFV MB95F108BSPFV MB95F108BWPFV MB95R107BPFV MB95D108BSPFV MB95D108BWPFV MB95107BPFM MB95F108BSPFM MB95F108BWPFM MB95R107BPFM MB95D108BSPFM MB95D108BWPFM MB2146-301A (MB95FV100D-101PBT) 66 Package 64-pin plastic LQFP (FPT-64P-M03) 64-pin plastic LQFP (FPT-64P-M09) MCU board ( ) 224-pin plastic PFBGA (BGA-224P-M08) ...
Page 67
I PACKAGE DIMENSIONS 64-pin plastic LQFP (FPT-64P-M03) 64-pin plastic LQFP (FPT-64P-M03) 12.00±0.20(.472±.008)SQ * 10.00±0.10(.394±.004) INDEX 64 LEAD No. 1 0.50(.020) 0.20±0.05 (.008±.002) 2003 FUJITSU LIMITED F64009S-c-5-8 C Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html MB95100B ...
Page 68
MB95100B Series (Continued) 64-pin plastic LQFP (FPT-64P-M09) 64-pin plastic LQFP (FPT-64P-M09) 14.00±0.20(.551±.008)SQ * 12.00±0.10(.472±.004) INDEX 64 1 0.65(.026) 2003 FUJITSU LIMITED F64018S-c-3-5 C Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html 68 Lead pitch Package width ...
Page 69
MB95100B Series The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html FUJITSU LIMITED All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ...