tc58fvm5t2a TOSHIBA Semiconductor CORPORATION, tc58fvm5t2a Datasheet - Page 7

• Manufacturer Part Number: tc58fvm5t2a
• Description: 32mbit 4m U 8 Bits/2m U 16 Bits Cmos Flash Memory
• Manufacturer: TOSHIBA Semiconductor CORPORATION

SIMULTANEOUS READ/WRITE OPERATION
operation enables the device to simultaneously write data to or erase data from a bank while reading data from
another bank.
switched between using the bank addresses (A20~A18). For a description of bank blocks and addresses, please refer
to the Block Address Table and Block Size Table.
below shows the operation modes in which simultaneous operation can be performed.
Note that during Auto-Program execution or Auto Block Erase operation, the Simultaneous Read/Write operation
cannot read data from addresses in the same bank which have not been selected for operation. Data from these
addresses can be read using the Program Suspend or Erase Suspend function, however.
OPERATION MODES
including block protection and data polling. When incorporating the device into a deign, please refer to the timing
charts and flowcharts in combination with the description below.
The TC58FVM5T2A/B2A/T3A/B3A features a Simultaneous Read/Write operation. The Simultaneous Read/Write
The TC58FVM5T2A/B2A/T3A/B3A has a total of four banks (4Mbits: 12Mbits: 12Mbits: 4Mbits ). Banks can be
The Simultaneous Read/Write operation cannot perform multiple operations within a single bank. The table
In addition to the Read, Write and Erase Modes, the TC58FVM5T2A/B2A/T3A/B3A features many functions
SIMULTANEOUS READ/WRITE OPERATION
Read Mode
ID Read Mode
Auto-Program Mode
Auto-Page Program Mode
Fast Program Mode
Program Suspend Mode
Auto Block Erase Mode
Auto Multiple Block Erase Mode
Erase Suspend Mode
Program during Erase Suspend
Program Suspend during Erase Suspend
CFI Mode
(1) Only Command Mode is valid.
(2) Including times when Acceleration Mode is in use.
(3) If the selected blocks are spread across all four banks, simultaneous operation cannot be carried out.
READ MODE (PAGE READ)
high-speed random access and Page Read as asynchronous ROM.
operation. A software reset releases ID Read Mode and the lock state which the device enters if automatic
operation ends abnormally, and sets the device to Read Mode. A hardware reset terminates operation of the
device and resets it to Read Mode. When reading data without changing the address immediately after
power-on, either input a hardware Reset or change CE from H to L.
To read data from the memory cell array, set the device to Read Mode. In Read Mode the device can perform
The device is automatically set to Read Mode immediately after power-on or on completion of automatic
STATUS OF BANK ON WHICH OPERATION IS BEING
(1)
(2)
PERFORMED
(3)
TC58FVM5(T/B)(2/3)A(FT/XB)65
STATUS OF OTHER BANKS
Read Mode
2003-01-29 7/63