mt28f008b3vg-9-tet Micron Semiconductor Products, mt28f008b3vg-9-tet Datasheet - Page 15
![no-image](/images/no-image-200.jpg)
mt28f008b3vg-9-tet
Manufacturer Part Number
mt28f008b3vg-9-tet
Description
8mb Smart 3 Boot Block Flash Memory
Manufacturer
Micron Semiconductor Products
Datasheet
1.MT28F008B3VG-9-TET.pdf
(30 pages)
NOTE:
09005aef81136a91
Q10.fm - Rev. E 6/04 EN
1. Sequence may be repeated for additional BYTE or WORD WRITEs.
2. Complete status check is not required. However, if SR3 = 1, further WRITEs are inhibited until the status register is
3. Device will be in status register read mode. To return to the array read mode, the FFh command must be issued.
4. If SR3 is set during a WRITE or BLOCK ERASE attempt, CLEAR STATUS REGISTER must be issued before further WRITE or
5. Status register bits 3-5 must be cleared using CLEAR STATUS REGISTER.
Figure 5: Self-Timed WRITE Sequence
cleared.
ERASE operations are allowed by the CEL.
(Word or Byte WRITE)
WRITE Word or Byte
WRITE 40h or 10h
STATUS REGISTER
WRITE Complete
Complete Status
Check (optional)
V
Address/Data
PP
= 3.3V or 5V
SR7 = 1?
READ
Start
YES
2
3
NO
1
SMART 3 BOOT BLOCK FLASH MEMORY
15
Start (WRITE completed)
Micron Technology, Inc., reserves the right to change products or specifications without notice.
WRITE Successful
Figure 6: Complete WRITE
Status-Check Sequence
SR3 = 0?
SR4 = 0?
YES
YES
NO
NO
©2001 Micron Technology, Inc. All rights reserved.
V
BYTE/WORD WRITE Error
PP
Error
4, 5
8Mb
5