psd813f3 STMicroelectronics, psd813f3 Datasheet - Page 54

no-image

psd813f3

Manufacturer Part Number
psd813f3
Description
Flash In-system Programmable Isp Peripherals For 8-bit Mcus
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
psd813f3-15J
Manufacturer:
WSI
Quantity:
8
Part Number:
psd813f3-A-15
Manufacturer:
WSI
Quantity:
20 000
Part Number:
psd813f3-A-15J
Manufacturer:
WSi
Quantity:
37
Part Number:
psd813f3-A-15J
Manufacturer:
ST
0
Part Number:
psd813f3-A-15U
Manufacturer:
ST
0
Part Number:
psd813f3-A-90J
Manufacturer:
HAR
Quantity:
2
Part Number:
psd813f3-A-90U
Manufacturer:
WSI
Quantity:
6
Part Number:
psd813f3-A-90U
Manufacturer:
ST
0
Part Number:
psd813f3-A15J
Manufacturer:
WSI
Quantity:
2
Part Number:
psd813f3A-90JI
Manufacturer:
ST
0
Part Number:
psd813f3A-90JI ALLNEW
Manufacturer:
ST
0
Part Number:
psd813f3VA-15J
Manufacturer:
WSI
Quantity:
20 000
PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
Table 20. Port Operating Mode Settings
Note: 1. N/A = Not Applicable
Table 21. I/O Port Latched Address Output Assignments
Note: 1. N/A = Not Applicable.
54/110
MCU I/O
PLD I/O
Data Port (Port A)
Address Out
(Port A,B)
Address In
(Port A,B,C,D)
Peripheral I/O
(Port A)
JTAG ISP (Note
8051XA (8-Bit)
80C251
(Page Mode)
All Other
8-Bit Multiplexed
8-Bit
Non-Multiplexed Bus
2. The direction of the Port A,B,C, and D pins are controlled by the Direction Register ORed with the individual output enable product
3. Any of these three methods enables the JTAG pins on Port C.
term (.oe) from the CPLD AND Array.
Mode
MCU
3
)
Declare pins only
Logic equations
N/A
Declare pins only
Logic for equation
Input Macrocells
Logic equations
(PSEL0 & 1)
JTAGSEL
N/A
N/A
Address a3-a0
N/A
Port A (PA3-PA0)
Defined in
1
PSDabel
N/A
N/A
Specify bus type
N/A
N/A
N/A
JTAG
Configuration
Defined in PSD
Configuration
Address a7-a4
N/A
Address a7-a4
N/A
1
Port A (PA7-PA4)
0
N/A
N/A
1
N/A
N/A
N/A
Register
Control
Setting
Address a11-a8
Address a3-a0
Address a11-a8
Address a3-a0
Port B (PB3-PB0)
1 = output,
0 = input
(Note
(Note
N/A
1 (Note
N/A
N/A
N/A
Direction
Register
Setting
2
2
)
)
2
)
N/A
N/A
N/A
N/A
N/A
PIO bit = 1 N/A
N/A
Register
Setting
VM
N/A
Address a15-a12
Address a7-a4
Address a7-a4
Port B (PB7-PB4)
N/A
N/A
N/A
N/A
N/A
JTAG_Enable
JTAG Enable

Related parts for psd813f3