m24128-b STMicroelectronics, m24128-b Datasheet - Page 4

no-image

m24128-b

Manufacturer Part Number
m24128-b
Description
256/128 Kbit Serial I??c Bus Eeprom With Three Chip Enable Lines
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m24128-bFCS6TP
Manufacturer:
ST
0
Part Number:
m24128-bFCS6TP/A
Manufacturer:
ST
Quantity:
4 915
Part Number:
m24128-bFCS6TP/A
Manufacturer:
ST
0
Company:
Part Number:
m24128-bFCS6TP/A
Quantity:
100
Part Number:
m24128-bFMB6TG
Manufacturer:
RENESAS
Quantity:
3 122
Part Number:
m24128-bFMB6TG
Manufacturer:
ST
0
Part Number:
m24128-bFMB6TG
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
m24128-bFMC6TG
Quantity:
70
Part Number:
m24128-bFMH6TG
Manufacturer:
ST
0
Part Number:
m24128-bMN6T
Manufacturer:
STM
Quantity:
6 338
Part Number:
m24128-bMN6T
Manufacturer:
ST
0
Part Number:
m24128-bRDW6TP
Manufacturer:
ST
Quantity:
9 259
Part Number:
m24128-bRDW6TP
Manufacturer:
ST
Quantity:
150
Part Number:
m24128-bRDW6TP
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
m24128-bRDW6TP
Quantity:
1 066
M24256-B, M24128-B
Figure 4. I
cycle) the SDA and SCL lines for a START condi-
tion, and will not respond unless one is given.
Stop Condition
STOP is identified by a low to high transition of the
SDA line while the clock SCL is stable in the high
state. A STOP condition terminates communica-
tion between the memory device and the bus mas-
ter. A STOP condition at the end of a Read
command, after (and only after) a NoAck, forces
the memory device into its standby state. A STOP
condition at the end of a Write command triggers
the internal EEPROM write cycle.
Acknowledge Bit (ACK)
An acknowledge signal is used to indicate a suc-
cessful byte transfer. The bus transmitter, whether
it be master or slave, releases the SDA bus after
sending eight bits of data. During the 9
pulse period, the receiver pulls the SDA bus low to
acknowledge the receipt of the eight data bits.
4/19
SCL
SDA
SCL
SDA
SCL
SDA
2
C Bus Protocol
CONDITION
START
CONDITION
START
MSB
1
MSB
1
2
2
th
INPUT
SDA
3
clock
3
CHANGE
SDA
Data Input
During data input, the memory device samples the
SDA bus signal on the rising edge of the clock,
SCL. For correct device operation, the SDA signal
must be stable during the clock low-to-high transi-
tion, and the data must change only when the SCL
line is low.
Memory Addressing
To start communication between the bus master
and the slave memory, the master must initiate a
START condition. Following this, the master sends
the 8-bit byte, shown in Table 3, on the SDA bus
line (most significant bit first). This consists of the
7-bit Device Select Code, and the 1-bit Read/Write
Designator (RW). The Device Select Code is fur-
ther subdivided into: a 4-bit Device Type Identifier,
and a 3-bit Chip Enable “Address” (E2, E1, E0).
To address the memory array, the 4-bit Device
Type Identifier is 1010b.
7
7
8
8
ACK
9
ACK
CONDITION
9
STOP
CONDITION
STOP
AI00792

Related parts for m24128-b