at25df161 ATMEL Corporation, at25df161 Datasheet - Page 35

no-image

at25df161

Manufacturer Part Number
at25df161
Description
16-megabit 2.7-volt Minimum Spi Serial Flash Memory
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT25DF161
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at25df161-MH
Manufacturer:
ATMEL
Quantity:
165
Part Number:
at25df161-MH-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at25df161-MH-Y
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at25df161-SH
Manufacturer:
atmel
Quantity:
40 000
Part Number:
at25df161-SH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at25df161-SH-T
Quantity:
12 000
Part Number:
at25df161-SSH-B
Manufacturer:
ROHM
Quantity:
40 000
Part Number:
at25df161-SSH-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at25df161-SSHF
Manufacturer:
ATMEL
Quantity:
32
11. Status Register Commands
11.1
3687B–DFLASH–11/08
Read Status Register
The two-byte Status Register can be read to determine the device’s ready/busy status, as well
as the status of many other functions such as Hardware Locking and Software Protection. The
Status Register can be read at any time, including during an internally self-timed program or
erase operation.
To read the Status Register, the CS pin must first be asserted and the opcode of 05h must be
clocked into the device. After the opcode has been clocked in, the device will begin outputting
Status Register data on the SO pin during every subsequent clock cycle. After the second byte
of the Status Register has been clocked out, the sequence will repeat itself starting again with
the first byte of the Status Register as long as the CS pin remains asserted and the clock pin is
being pulsed. The data in the Status Register is constantly being updated, so each repeating
sequence will output new data. The RDY/BSY status is available for both bytes of the Status
Register and is updated for each byte.
At clock frequencies above f
not be valid. Therefore, if operating at clock frequencies above f
must be clocked out from the device in order to read the correct values of both bytes of the Sta-
tus Register.
Deasserting the CS pin will terminate the Read Status Register operation and put the SO pin
into a high-impedance state. The CS pin can be deasserted at any time and does not require
that a full byte of data be read.
CLK
, the first two bytes of data output from the Status Register will
AT25DF161 [Preliminary]
CLK
, at least four bytes of data
35

Related parts for at25df161