lan9211 Standard Microsystems Corp., lan9211 Datasheet - Page 132

no-image

lan9211

Manufacturer Part Number
lan9211
Description
Lan9211 High-performance Small Form Factor Single-chip Ethernet Controller With Hp Auto-mdix Support
Manufacturer
Standard Microsystems Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lan9211-ABZJ
Manufacturer:
Standard
Quantity:
3
Part Number:
lan9211-ABZJ
Manufacturer:
SMSC
Quantity:
1 154
Part Number:
lan9211-ABZJ
Manufacturer:
SMSC
Quantity:
20 000
Revision 2.3 (08-06-08)
6.5
SYMBOL
t
t
FIFO_SEL
A[2:1]
nCS, nRD
Data Bus
t
t
t
t
t
t
csdv
acyc
t
asu
adv
don
doff
doh
csh
ah
In this mode the upper address inputs are not decoded, and any burst read of the LAN9211 will read
the RX Data FIFO. This mode is enabled when FIFO_SEL is driven high during a read access. This
is normally accomplished by connecting the FIFO_SEL signal to a high-order address line. This mode
is useful when the host processor must increment its address when accessing the LAN9211. Timing
is identical to a PIO Burst Read, and the FIFO_SEL signal has the same timing characteristics as the
address lines.
In this mode, performance is improved by allowing an unlimited number of back-to-back read cycles.
RX Data FIFO Direct PIO Burst Reads can be performed using Chip Select (nCS) or Read Enable
(nRD). When either or both of these control signals go high, they must remain high for the period
specified.
Note that address lines A[2:1] are still used, and address bits A[7:3] are ignored.
Note: The “Data Bus” width is 16 bits.
Note: An RX Data FIFO Direct PIO Burst Read cycle begins when both nCS and nRD are asserted.
RX Data FIFO Direct PIO Burst Reads
DESCRIPTION
nCS, nRD Deassertion Time
nCS, nRD Valid to Data Valid
Address Cycle Time
Address, FIFO_SEL Setup to nCS, nRD Valid
Address Stable to Data Valid
Address, FIFO_SEL Hold Time
Data Buffer Turn On Time
Data Buffer Turn Off Time
Data Output Hold Time
The cycle ends when either or both nCS and nRD are deasserted. They may be asserted and
deasserted in any order.
Figure 6.4 RX Data FIFO Direct PIO Burst Read Cycle Timing
Table 6.6 RX Data FIFO Direct PIO Burst Read Cycle Timing
DATASHEET
High-Performance Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX Support
132
MIN
13
45
0
0
0
0
TYP
MAX
30
40
7
SMSC LAN9211
Datasheet
UNITS
ns
ns
ns
ns
ns
ns
ns

Related parts for lan9211