lan91c96i Standard Microsystems Corp., lan91c96i Datasheet - Page 55

no-image

lan91c96i

Manufacturer Part Number
lan91c96i
Description
Lan91c96i Non-pci Single-chip Full Duplex Ethernet Controller With Industrial Temperature Range
Manufacturer
Standard Microsystems Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lan91c96i-MS
Manufacturer:
Standard
Quantity:
399
Part Number:
lan91c96i-MU
Manufacturer:
Standard
Quantity:
2 111
Part Number:
lan91c96i-MU
Manufacturer:
SMSC
Quantity:
1 678
Part Number:
lan91c96i-MU
Manufacturer:
SMSC
Quantity:
8 000
Part Number:
lan91c96i-MU
Manufacturer:
SMSC
Quantity:
8 000
Non-PCI Single-Chip Full Duplex Ethernet Controller
SMSC DS – LAN91C96I
0 THROUGH 7
I/O SPACE - BANK 3
I/O SPACE - BANK3
The 64 bit multicast table is used for group address filtering. The hash value is defined as the six most
significant bits of the CRC of the destination addresses. The three msb's determine the register to be used
(MT0-7), while the other three determine the bit within the register. If the appropriate bit in the table is set,
the packet is received.
If the ALMUL bit in the RCR register is set, all multicast addresses are received regardless of the multicast
table values. Hashing is for a partial group address filtering scheme. Additional filtering is done in software.
But the hash value being a part of the receive status word, the receive routine can reduce the search time
significantly. With the proper memory structure, the search is limited to comparing only the multicast
addresses that have the actual hash value in question.
This register contains status bits and control bits for management of different transceivers modules. Some
of the pins are shared with the serial EEPROM interface. Management is software controlled, and does not
use the serial EEPROM and the transceiver management functions at the same time.
nXNDEC - Read only bit reflecting the status of the nXENDEC pin.
IOS0-2 - Read only bits reflecting the status of the IOS0-2 pins.
MDO - The value of this bit drives the EEDO pin when MDOE=1.
OFFSET
OFFSET
0
0
0
0
0
0
0
0
8
0
0
0
0
0
0
0
0
0
0
0
0
MANAGEMENT INTERFACE
MULTICAST TABLE
0
0
0
0
0
0
0
0
1
1
DATASHEET
NAME
NAME
Multicast Table 0
Multicast Table 1
Multicast Table 2
Multicast Table 3
Multicast Table 4
Multicast Table 5
Multicast Table 6
Multicast Table 7
0
0
0
0
0
0
0
0
1
1
Page 55
nXNDEC
MDOE
0
0
0
0
0
0
0
0
0
MCLK
IOS2
READ/WRITE
READ/WRITE
0
0
0
0
0
0
0
0
0
TYPE
TYPE
IOS1
MDI
0
0
0
0
0
0
0
0
0
SYMBOL
SYMBOL
IOS0
MD0
MGMT
0
MT
0
0
0
0
0
0
0
0
Rev. 03-28-07

Related parts for lan91c96i