lan91c96i Standard Microsystems Corp., lan91c96i Datasheet - Page 50

• Manufacturer Part Number: lan91c96i
• Description: Lan91c96i Non-pci Single-chip Full Duplex Ethernet Controller With Industrial Temperature Range
• Manufacturer: Standard Microsystems Corp.

Note:
Rev. 03-28-07
I/O SPACE - BANK2
Register should not be read before 400ns after the pointer was loaded to allow the Data Register FIFO to
fill.
If the pointer is loaded using 8 bit writes, the low byte should be loaded first and the high byte last.
ETEN bit - When set enables EARLY Transmit underrun detection. Normal operation when clear.
If TCR bit 14 (ETEN-TYPE) is zero and this bit is set, the Early transmit underrun function will be enabled
as it was implemented in the LAN91C94:
"The Early Transmit function allows the CPU to enqueue the first transmit packet before it is fully loaded in
packet memory. The loading operation proceeds in parallel with the transmission, and in the case that the
transmitter gets ahead of the CPU, the LAN91C94 will prevent the transmission of erroneous data by
forcing an Underrun condition. Underruns will be triggered by starving the transmit DMA if the LAN91C96I
detects that the DMA TX address exceeds the pointer address.”
If TCR bit 14 (ETEN-TYPE) is zero and this bit is set, the Early transmit underrun function defined as
follows:
“For underrun detection purposes the RAM logical address and packet numbers of the packet being
loaded are compared against the logical address and packet numbers of the packet being transmitted. If
the packet numbers match and the logical address of the packet being transmitted exceeds the address
being loaded the LAN91C96I will prevent the transmission of erroneous data by forcing an Underrun
condition. Underruns will be triggered by starving the transmit DMA if the LAN91C96I detects that the DMA
TX address exceeds the pointer address.”
ETEN-TYPE (bit 14) in TCR may be implemented for Rev. ID 6 only. In the absence of ETEN-TYPE in
TCR, ETEN will have the definition as ETEN-TYPE were clear only.
AutoTx bit - When set, enables the transmit state machine to Automatically start a transmit operation with
no host intervention determined by the number of bytes being copied into the transmit buffer enqueued in
the transmit FIFO. The ETEN bit must also be set in order for this function to be enabled and the RCV bit
must be cleared (0). When the Auto TX bit is cleared, the transmit state machine must manually be
enabled to enqueue a transmit buffer.
If AUTO INCR. is not set, the pointer must be loaded with an even value.
DATA REGISTER - Used to read or write the data buffer byte/word presently addressed by the pointer
register.
OFFSET
8 & A
DATA REGISTER
DATASHEET
NAME
DATA HIGH
DATA LOW
Page 50
Non-PCI Single-Chip Full Duplex Ethernet Controller
READ/WRITE
TYPE
SYMBOL
DATA
SMSC DS – LAN91C96I