lan91c96i Standard Microsystems Corp., lan91c96i Datasheet - Page 14

no-image

lan91c96i

Manufacturer Part Number
lan91c96i
Description
Lan91c96i Non-pci Single-chip Full Duplex Ethernet Controller With Industrial Temperature Range
Manufacturer
Standard Microsystems Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lan91c96i-MS
Manufacturer:
Standard
Quantity:
399
Part Number:
lan91c96i-MU
Manufacturer:
Standard
Quantity:
2 111
Part Number:
lan91c96i-MU
Manufacturer:
SMSC
Quantity:
1 678
Part Number:
lan91c96i-MU
Manufacturer:
SMSC
Quantity:
8 000
Part Number:
lan91c96i-MU
Manufacturer:
SMSC
Quantity:
8 000
Chapter 4
Rev. 03-28-07
10 12-15
60-63 7-
TQFP
26-28
30-36
40-46
55-58
93
37
39
47
52
24
53
65
25
17
18
20
PIN NO.
30, 32-38
57-60,
62-65,
28,29,
42-48
14-17
9-12,
QFP
95
39
41
49
54
26
55
67
27
19
20
22
nROM
A0-9
A10/nFWE
A11/nFCS
A12-18
A19/nCE1
AEN/
nREG/
nAS
nSBHE/
nCE2
IOCHRDY/
nWAIT
D0-15
RESET
BALE/nWE
INTR0/
nIREQ/
INTR
INTR1/
nINPACK
INTR2
Description of Pin Functions
PIN NAME
I/O4 with
pullup
I
**
I
I
I
**
I with
pullup
I with
pullup
**
I with
pullup
**
OD24
with
pullup
I/O24
IS with
pullup
**
IS with
pullup
**
O24
O24
O24
TYPE
DATASHEET
This pin is sampled at the end of RESET. For Local Bus
operation this pin is left open and it is used as a ROM chip
select output that goes active when nMEMR is low and the
address bus contains a valid ROM address. In Local Bus
mode the LAN91C96I is pin compatible with the LAN91C92
and LAN91C94
Input address lines 0 through 9.
Local Bus - Input address line 10.
Local Bus - Input address line 11.
Input address lines 12 through 18.
Local Bus - Input address line 19.
Local Bus - Address enable input. Used as an address
qualifier. Address decoding is only enabled when AEN is low.
Local Bus - Byte High Enable input. Asserted (low) by the
system to indicate a data transfer on the upper data byte.
Local Bus - Output. Optionally used by the LAN91C96I to
extend host cycles.
Bi-directional. 16 bit data bus used to access the LAN91C96I
internal registers. The data bus has weak internal pullups.
Supports direct connection to the system bus without
external buffering.
Input. Active high Reset. This input is not considered active
unless it is active for at least 100ns to filter narrow glitches.
Local Bus - Input. Address strobe. For systems that require
address latching, the falling edge of BALE latches address
lines and nSBHE.
Local Bus - Active high interrupt signal. The interrupt line
selection is determined by the value of INT SEL1-0 bits in the
Configuration Register. This interrupt is tri-stated when not
selected.
Local Bus - Output. Active high interrupt signal. The interrupt
line selection is determined by the value of INT SEL1-0 bits
in the Configuration Register. This interrupt is tri-stated when
not selected.
Local Bus - Outputs. Active high interrupt signals. The
interrupt line selection is determined by the value of INT
SEL1-0 bits in the Configuration Register. These interrupts
are tri-stated when not selected.
Page 14
Non-PCI Single-Chip Full Duplex Ethernet Controller
DESCRIPTION
SMSC DS – LAN91C96I

Related parts for lan91c96i