gc80c520g CORERIVER Semiconductor, gc80c520g Datasheet - Page 91

no-image

gc80c520g

Manufacturer Part Number
gc80c520g
Description
Eprom / Rom / Romless Based 8-bit Turbo Microcontrollers
Manufacturer
CORERIVER Semiconductor
Datasheet
R/W(0)
R/W(1) R/W(1) R/W(1) R/W(1) R/W(1) R/W(1) R/W(1) R/W(1)
R/W(0)
WD1
P1.7
CKCON
P1
EXIF
IE5
Appendix B :
WD1, WD0
T2M, T1M, T0M : Timer 2/1/0 time base selection
Quasi bi-directional port with internal pull-up resistors.
For using an alternative function, P1.X must be “1”.
IE5, IE4, IE3, IE2 : External interrupt 5, 4, 3, 2 flag.
IE2
XT
BGS
(90h) : Port 1 Register
(91h) : External Interrupt Flag Register
R/W(0)
R/W(0)
WD0
P1.6
IE4
(8Eh) : Clock Control Register
0: time base is 4 clocks.
1: time base is 12 clocks.
[0,0] : 2
[0,1] : 2
[1,0] : 2
[1,1] : 2
: External interrupt 2 flag. Cleared by S/W.
: Crystal Select. (Read only)
: Band-gap select. When set, LVD will run in power-down
When Set, The crystal is selected as the system clock.
mode.
R/W(0)
: Watchdog timer mode select
R/W(0)
P1.5
T2M
IE3
17
20
23
26
clocks (interrupt), 2
clocks (interrupt), 2
clocks (interrupt), 2
clocks (interrupt), 2
Cleared by S/W.
R/W(0)
R/W(0)
P1.4
T1M
IE2
R/W(0)
P1.3
R(1)
SFR Description [8Eh ~ 99h]
T0M
XT
17
20
23
26
P1.2
-
-
+ 512 clocks (reset)
+ 512 clocks (reset)
+ 512 clocks (reset)
+ 512 clocks (reset)
P1.1
-
-
R/W(1)
P1.0
BGS
-
R/W(0)
SBUF.7
R/W(0)
SM0
SCON
SBUF
SM0, SM1
SM2
REN
TB8
RB8
TI
RI
The transmission buffer and the reception buffer are separated.
The transmission/reception buffers have the same address.
R/W(0)
SBUF.6
R/W(0)
(99h) : Serial Data Buffer Register
(98h) : Serial Port Control Register of UART0
SM1
: Enables the Automatic Address Recognition in Mode2 and 3.
: Enable/Disable reception.
: 9th data bit that will be transmitted in Mode2 and 3.
: 9th data bit that was received in Mode 2 and 3.
: Transmission interrupt flag. Must be cleared by S/W.
: Reception interrupt flag. Must be cleared by S/W.
In Mode1, the validity of a Stop Bit is checked if SM2=1
In Mode0, SM2 should be “0”.
In Mode1, RB8 is equal to stop bit if SM2 is “0”.
In Mode0, RB8 is not used.
R/W(0)
: Serial Port mode selector.
R/W(0)
SBUF.5
SM2
[0,0] : Mode0, 8-bit shift register (F
[0,1] : Mode1, 8-bit UART (Variable)
[1,0] : Mode2, 9-bit UART (F
[1,1] : Mode3, 9-bit UART (Variable)
(3/9)
R/W(0)
R/W(0)
SBUF.4
REN
MiDAS1.0 Family
R/W(0)
R/W(0)
SBUF.3
TB8
R/W(0)
R/W(0)
SBUF.2
RB8
OSC
/32 or F
R/W(0)
R/W(0)
SBUF.1
TI
OSC
/4)
OSC
R/W(0)
R/W(0)
SBUF.0
/16)
RI
[91]

Related parts for gc80c520g