mc68hc912bl16 Freescale Semiconductor, Inc, mc68hc912bl16 Datasheet - Page 114

• Manufacturer Part Number: mc68hc912bl16
• Description: 16-bit Microcontroller
• Manufacturer: Freescale Semiconductor, Inc

15.2.1 BDM Serial Interface
(TARGET MCU)
114
PERCEIVED
TRANSMIT 1
TRANSMIT 0
OF BIT TIME
Because BDM control logic does not reside in the CPU, BDM hardware commands can be executed
while the CPU is operating normally. The control logic generally uses CPU dead cycles to execute these
commands, but can steal cycles from the CPU when necessary. Other BDM commands are firmware
based, and require the CPU to be in active background mode for execution. While BDM is active, the
CPU executes a firmware program located in a small on-chip ROM that is available in the standard 64-
Kbyte memory map only while BDM is active.
The BDM control logic communicates with an external host development system serially, via the BKGD
pin. This single-wire approach minimizes the number of pins needed for development support.
The BDM serial interface requires the external controller to generate a falling edge on the BKGD pin to
indicate the start of each bit time. The external controller provides this falling edge whether data is trans-
mitted or received.
BKGD is a pseudo-open-drain pin that can be driven either by an external controller or by the MCU.
Data is transferred MSB first at 16 E-clock cycles per bit (nominal speed). The interface times out if 512
E-clock cycles occur between falling edges from the host. The hardware clears the command register
when this time-out occurs.
The BKGD pin can receive a high or low level or transmit a high or low level. The following diagrams
show timing for each of these cases. Interface timing is synchronous to MCU clocks but asynchronous
to the external host. The internal clock signal is shown for reference in counting cycles.
Figure 28 shows an external host transmitting a logic one or zero to the BKGD pin of a target M68HC12
MCU. The host is asynchronous to the target so there is a 0-to-1 cycle delay from the host-generated
falling edge to where the target perceives the beginning of the bit time. Ten target E cycles later, the
target senses the bit level on the BKGD pin. Typically the host actively drives the pseudo-open-drain
BKGD pin during host-to-target transmissions to speed up rising edges. Since the target does not drive
the BKGD pin during this period, there is no need to treat the line as an open-drain signal during host-
to-target transmissions.
E CLOCK
START
HOST
HOST
SYNCHRONIZATION
UNCERTAINTY
Freescale Semiconductor, Inc.
Figure 28 BDM Host to Target Serial Bit Timing
For More Information On This Product,
Go to: www.freescale.com
10 CYCLES
TARGET SENSES BIT
MC68HC912BL16TS/D
MC68HC912BL16
HC12A4 BDM HOST TO TARGET TIM
EARLIEST
START OF
NEXT BIT