uda1321 NXP Semiconductors, uda1321 Datasheet - Page 31
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
uda1321
Manufacturer Part Number
uda1321
Description
Universal Serial Bus Usb Digital-to-analog Converter Dac
Manufacturer
NXP Semiconductors
Datasheet
1.UDA1321.pdf
(44 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
uda1321H/N101
Manufacturer:
PHILIPS
Quantity:
1 809
Part Number:
uda1321H/N101
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
uda1321T
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
uda1321T/N101
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
uda1321T/N101Ј¬118
Manufacturer:
NXP
Quantity:
5 985
Part Number:
uda1321T/N1O1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
AC CHARACTERISTICS
V
1998 Oct 06
Driver characteristics D+ and D (full-speed mode)
t
t
t
V
R
Data source timings D+ and D (full-speed mode)
f
f
t
t
t
t
t
t
t
t
t
Serial input/output data timing; see Fig.9
f
f
t
t
t
t
t
t
t
t
r
f
rf(m)
i(sample)
fs(D)
fr
J1(dif)
J2(dif)
W(EOP)
EOP(dif)
JR1
JR2
EOPR1
EOPR2
clk(sys)
i(WS)
r
f
BCK(H)
BCK(L)
s;DAT
h;DAT
s;WS
h;WS
DD
SYMBOL
cr
(o)driver
Universal Serial Bus (USB)
Digital-to-Analog Converter (DAC)
= 3.3 V; V
SS
rise time
fall time
matching rise/fall time (t
output signal crossover voltage
driver output resistance
audio sample input frequency
full-speed data rate
frame interval
source differential jitter to next
transition
source differential jitter for paired
transitions
source End Of Packet (EOP) width
differential to EOP transition skew
receiver data jitter tolerance to next
transition
receiver data jitter tolerance for
paired transitions
EOP width at receiver must reject as
EOP
EOP width at receiver must accept
as EOP
system clock frequency
word select input frequency
rise time
fall time
bit clock HIGH time
bit clock LOW time
data set-up time
data hold time
word select set-up time
word select hold time
= 0 V; T
amb
PARAMETER
= 25 C; f
osc
r
/t
f
)
= 48 MHz; f
C
C
steady-state drive
s
= 44.1 kHz; unless otherwise specified.
L
L
= 50 pF
= 50 pF
CONDITIONS
31
4
4
90
1.3
28
5
11.97
0.9995
160
40
82
5
55
55
10
20
20
10
3.5
4.0
2.0
18.5
9.0
MIN.
12.00
1.0000
0.0
0.0
0.0
0.0
12
TYP.
Preliminary specification
20
20
110
2.0
43
55
12.03
1.0005
+3.5
+4.0
175
+5.0
+18.5
+9.0
55
20
20
MAX.
UDA1321
ns
ns
%
V
kHz
Mbits/s
ms
ns
ns
ns
ns
ns
ns
ns
ns
MHz
kHz
ns
ns
ns
ns
ns
ns
ns
ns
UNIT