adc1206s040 NXP Semiconductors, adc1206s040 Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
adc1206s040
Manufacturer Part Number
adc1206s040
Description
Single 12 Bits Adc, Up To 40 Mhz, 55 Mhz Or 70 Mhz
Manufacturer
NXP Semiconductors
Datasheet
1.ADC1206S040.pdf
(32 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
adc1206s040H
Manufacturer:
ADI
Quantity:
170
Company:
Part Number:
adc1206s040H/C1,51
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
adc1206s040H/C1,55
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
adc1206s040H/C155
Manufacturer:
NXP Semiconductors
Quantity:
135
NXP Semiconductors
[7]
[8]
[9]
11. Additional information relating to
ADC1206S040_055_070_2
Product data sheet
Effective number of bits are obtained via a fast Fourier transform (FFT). The calculation takes into account all harmonics and noise up to
half of the clock frequency (Nyquist frequency). Conversion to Single-to-noise-and-distortion-ratio (SINAD) is given by
SINAD = ENOB
Intermodulation measured relative to either tone with analog input frequencies of 20 and 20.1 MHz. The two input signals have the
same amplitude and the total amplitude of both signals provides full-scale to the converter ( 6 dB below full-scale for each input signal).
IMD3 is the ratio of the RMS value of either input tone to the RMS value of the worst case third order intermodulation product.
Output data acquisition: the output data is available after the maximum delay of t
6.02 + 1.76 dB; see
Table 7.
Table 8.
[1]
Table 9.
Code
Underflow
0
1
2047
4094
4095
Overflow
OTC
0
1
X
SH
1
0
[1]
X = don’t care.
Output coding with differential inputs (typical values to AGND);
V
Mode selection
Sample-and-hold selection
I(IN)(p-p)
< 3.125
3.125
-
-
3.6
-
-
4.075
> 4.075
Figure
V
I(IN)(p-p)
(V)
5.
V
CE
0
0
1
Sample-and-hold
active
inactive; tracking mode
I(INN)(p-p)
V
< 4.075
4.075
-
-
3.6
-
-
3.125
< 3.125
Rev. 02 — 12 August 2008
I(INN)(p-p)
= 1.9 V, V
IR
0
1
1
1
1
0
Single 12 bits ADC, up to 40 MHz, 55 MHz or 70 MHz
Table 6
ref
= V
ADC1206S040/055/070
Binary outputs
D11 to D0
0000 0000 0000
0000 0000 0000
0000 0000 0001
01 1111 1111 11
1111 1111 1110
1111 1111 1111
1111 1111 1111
D0 to D11 and IR
binary; active
two’s complement; active
high-impedance
CCA3
d(o)
; see
1.75 V
Figure
3.
Twos complement
outputs D11 to D0
10 0000 0000 00
10 0000 0000 00
10 0000 0000 01
11 1111 1111 11
0111 1111 1110
0111 1111 1111
0111 1111 1111
© NXP B.V. 2008. All rights reserved.
13 of 32