adf4153 Analog Devices, Inc., adf4153 Datasheet - Page 2

no-image

adf4153

Manufacturer Part Number
adf4153
Description
Fractional-n Frequency Synthesizer
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADF4153
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adf4153BCPZ
Manufacturer:
AD
Quantity:
1 184
Part Number:
adf4153BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adf4153BCPZ-RL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adf4153BRU
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adf4153BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
adf4153BRUZ
Quantity:
10 000
Part Number:
adf4153BRUZ-RL7
Manufacturer:
ROHM
Quantity:
682
Company:
Part Number:
adf4153BRUZ-RL7
Quantity:
254
ADF4153
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Specifications..................................................................................... 3
Absolute Maximum Ratings............................................................ 5
Pin Configurations and Function Descriptions ........................... 6
Typical Performance Characteristics ............................................. 7
Circuit Description........................................................................... 8
REVISION HISTORY
08/05—Rev. A to Rev. B
Changes to Features......................................................................... 1
Changes to Applications ................................................................. 1
Changes to Specifications ............................................................... 3
Changes to Absolute Maximum Ratings ...................................... 5
Changes to Figure 7 to Figure 9 ..................................................... 7
Deleted Figure 8 to Figure 10; Renumbered Sequentially.......... 8
Deleted Figure 11 and Figure 14; Renumbered Sequentially .... 9
Changes to Table 9......................................................................... 13
Added Initialization Sequence Section....................................... 17
Changes to Fastlock with Spurious Optimization Section....... 18
Inserted Figure 16; Renumbered Sequentially........................... 18
Added Spur Mechanisms Section................................................ 18
Added Table 11; Renumbered Sequentially ............................... 18
Added Spur Consistency Section ................................................ 19
Changes to Phase Resync Section ............................................... 19
Inserted Figure 17; Renumbered Sequentially........................... 19
Timing Specifications .................................................................. 4
ESD Caution.................................................................................. 5
Reference Input Section............................................................... 8
RF Input Stage............................................................................... 8
RF INT Divider............................................................................. 8
INT, FRAC, MOD, and R Relationship ..................................... 8
RF R Counter ................................................................................ 8
Phase Frequency Detector (PFD) and Charge Pump.............. 9
MUXOUT and Lock Detect........................................................ 9
Input Shift Registers ..................................................................... 9
Program Modes ............................................................................ 9
N Divider Register, R0 ............................................................... 15
Rev. B | Page 2 of 24
Applications..................................................................................... 21
Outline Dimensions ....................................................................... 22
Deleted Spurious Signals—
Predicting Where They Will Appear Section ............................ 20
Changes to Figure 19..................................................................... 20
Changes to Figure 20..................................................................... 21
Added Applications Section......................................................... 21
Changes to Figure 22 Caption ..................................................... 22
Changes to Ordering Guide ......................................................... 22
1/04—Rev. 0 to Rev. A
Renumbered Figures and Tables .....................................Universal
Changes to Specifications............................................................... 3
Changes to Pin Function Description .......................................... 7
Changes to RF Power-Down Section.......................................... 17
Changes to PCB Design Guidelines for Chip Scale
Package Section.............................................................................. 21
Updated Outline Dimensions...................................................... 22
Updated Ordering Guide ............................................................. 22
7/03—Revision 0: Initial Version
R Divider Register, R1................................................................ 15
Control Register, R2................................................................... 15
Noise and Spur Register, R3...................................................... 16
Reserved Bits............................................................................... 16
Initialization Sequence .............................................................. 17
RF Synthesizer: A Worked Example ........................................ 17
Modulus....................................................................................... 17
Reference Doubler and Reference Divider ............................. 17
12-Bit Programmable Modulus................................................ 17
Fastlock with Spurious Optimization...................................... 18
Spur Mechanisms ....................................................................... 18
Spur Consistency........................................................................ 19
Phase Resync............................................................................... 19
Filter Design—ADIsimPLL....................................................... 19
Interfacing ................................................................................... 19
PCB Design Guidelines for Chip Scale Package .................... 20
Local Oscillator for GSM Base Station Transmitter .............. 21
Ordering Guide .......................................................................... 22

Related parts for adf4153