t71l6808a TM Technology Inc., t71l6808a Datasheet - Page 10

• Manufacturer Part Number: t71l6808a
• Description: Octal 10/100 Switch With Embedded Memory
• Manufacturer: TM Technology Inc.

tm
TE
CH
Preliminary T71L6808A
24LC02 Device Operation
Clock and Data transitions: The SDA pin is normally pulled high with an external register. Data on
the SDA pin may change only during SCL low time periods. Data changes during SCL high periods
will indicate a start or stop condition as defined below.
Start condition: A high-to-low transition of SDA with SCL high is a start condition which must
precede any other command.
Stop condition: A low-to-high transition of SDA with SCL high is a stop condition.
Acknowledge: All addresses and data words are serially transmitted to and from the EEPROM in 8
bit words. The 24LC02 sends a zero to acknowledge that it has received each word. This happens
during the ninth clock cycle.
Random Read: A random read requires a "dummy" byte write sequence to load in the data word
address.
Sequential Read: For T71L6808A, the sequential reads are initiated by a random address read.
After the 24LC02 receives a data word, it responds with an acknowledge. As long as the 24LC02
receives an acknowledge, it will continue to increment the data word address and serially clock out
sequential data words.
Taiwan Memory Technology, Inc. reserves the right
P. 10
Publication Date:May. 2001
to change products or specifications without notice.
Revision:0.A