sc28l198 NXP Semiconductors, sc28l198 Datasheet - Page 43

no-image

sc28l198

Manufacturer Part Number
sc28l198
Description
Octal Uart For 3.3v And 5v Supply Voltage
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
sc28l198A1A
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
sc28l198A1A,512
Manufacturer:
TI
Quantity:
159
Part Number:
sc28l198A1A,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
sc28l198A1BE
Manufacturer:
SANYO
Quantity:
201
Part Number:
sc28l198A1BE
Manufacturer:
PHI
Quantity:
20 000
Part Number:
sc28l198A1BE,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
AC ELECTRICAL CHARACTERISTICS FOR COMMERCIAL AND INDUSTRIAL (5V)
V
2006 Aug 10
Reset Timing
t
Bus Timing
t
t
t
t
t
t
t
t
t
t
t
I/O Port Pin Timing
t
t
t
Interrupt Timing
t
t
Tx/Rx Clock Timing
t
F
t
F
Transmitter Timing
t
ttcs
Receiver Timing
t
t
ts
CC
RES
AS
AH
t
CH
STP
RWS
RWH
DD
DF
DS
DH
RWD
PS
PH
PD
IR
DD
RX
TX
TXD
RXS
RXH
CS
RX
TX
Octal UART for 3.3 V and 5 V supply voltage
STRT
SYMBOL
= 5.0 volts
4
4
1
FIG #
10%; T
A
RESET pulse width
A0–A7 setup time before Sclk C3 rising edge
A0–A7 hold time after Sclk C3 rising edge
CEN setup time before Sclk C1 high (Sync)
CEN setup time before Sclk C2 high (Async)
CEN hold time after Sclk C3 high (Sync)
CEN hold time after Sclk C4 high (Async)
CEN high before next C2 to stop next cycle (Sync Mode)
W–Rn setup time before Sclk C2 rising edge
W–Rn hold time after Sclk C3 rising edge
Read cycle Data valid after Sclk C3 rising edge
Read cycle data bus floating after CEN high (Sync)
Read cycle data bus floating after C4 end high (Async)
Write cycle data setup time before Sclk C4 rising edge
Write cycle data hold time after Sclk C4 rising edge
High time between CEN low (Async)
I/O input setup time before Sclk C3 rising edge
I/O input hold time after Sclk C4 rising edge
I/O output valid from:
IRQN from:
IACKN cycle Data valid after Sclk C3 rising edge
RxC high or low time
RxC frequency (16 X)
TxC high or low time
TxC frequency (16 X)
TxD output delay from TxC low
TxC output delay from TxD output data
RxD data setup time to RxC high (data)
RxD data hold time from RxC high (data)
RxD data low time for receiving a valid Start Bit
= –40 C to +85 C; unless otherwise specified
Write Sclk C4 rising edge (write to IOPIOR)
Internal interrupt source active bid
Reset to IRQN inactive
Write IMR (set or clear IMR bit)
(1 X)
(1 X)
PARAMETER
3
43
2
17/32
MIN
–15
10
10
18
14
25
18
14
25
15
12
18
12
22
15
15
20
20
5
5
5
0
0
0
0
LIMIT
1 Sclk
1 Sclk
1 Sclk
TYP
32
–4
12
10
10
14
32
26
12
4
6
Sclk
2
8
3
3
8
4
1
8
7
SC28L198
Product data sheet
MAX
60
15
25
16
15
50
43
75
45
25
16
16
1
1
Sclk
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Sclk
ns
ns
ns
ns
Mhz
Mhz
ns
Mhz
Mhz
UNIT
ns
ns
ns
ns
bit
time

Related parts for sc28l198