sc3200 Advanced Micro Devices, sc3200 Datasheet - Page 354

no-image

sc3200

Manufacturer Part Number
sc3200
Description
Geode-tm Sc3200 Processor
Manufacturer
Advanced Micro Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
sc3200UCL-266
Manufacturer:
NS
Quantity:
5 510
Part Number:
sc3200UCL-266
Manufacturer:
NS/国半
Quantity:
20 000
354
Offset 28h-2Bh
Configuration and control register for miscellaneous characteristics of the Video Processor.
Offset 2Ch-2Fh
Determines the characteristics of the integrated PLL2.
Offset 30h-33h
Offset 34h-37h
Offset 38h-3Bh
31:13
11:10
31:23
22:21
19:16
14:8
Bit
9:1
7:4
3:0
12
20
15
0
Table 7-7. F4BAR0+Memory Offset: Video Processor Configuration Registers (Continued)
Description
Reserved.
PLL2_PWR_EN (PLL2 Power-Down Enable).
0: Power-down.
1: Normal.
Reserved. Set to 1.
Reserved.
GAMMA_EN (Gamma Correction RAM Enable). Allows video or graphics (selected by F4BAR0+Memory Offset 04h[21])
to go to the Gamma Correction RAM.
0: Enable.
1: Disable.
Reserved. Must be set to 0.
CLK_DIV_SEL (Clock Divider Select).
00: No division
01: Divide by 2
10: Divide by 4
11: Divide by 8
Divides the clock generated by the PLL2, using the programmed m (bits [14:8]) and n (bits [3:0]) values.
SEL_REG_CAL. Selects specific or previously-calculated values.
0: Values previously calculated from the CLK_SEL bits (bits [19:16]).
1: Values according to the m (bits [14:8]), n (bits [3:0]), and CLK_DIV_SEL (bits [22:21]) fields.
CLK_SEL (Clock Select). Selects frequency (in MHz) of the display clock.
0000: 25.175
0001: 31.5
0010: 36
0011: 40
LFTC (Loop Filter Time Constant). This bit should be set when m (bits [14:8]) value is higher than 30.
m (Defines m PLL2 Value). Relevant when SEL_REG_CAL (bit 20) = 1. The following formula is used for calculating the
frequency using m and n values:
Fvco
Km
Kn
OSCCLK = 27 MHz
Reserved
n (Defines n PLL2 Value). Relevant when SEL_REG_CAL (bit 20) = 1. The following formula is used for calculating the fre-
quency using m and n values:
Fvco
Km
Kn
OSCCL
= OSCCLK * Km/Kn
= m + 1
= n + 1
= OSCCLK * Km/Kn
= m + 1
= n + 1
= 27 MHz
Revision 5.1
0100: 50
0101: 49.5
0110: 56.25
0111: 44.9
PLL2 Clock Select Register (R/W)
Miscellaneous Register (R/W)
1000: 65
1001: 75
1010: 78.5
1011: 94.5
Reserved
Reserved
Reserved
Video Processor Module - Video Processor Registers - Function 4
1100: 108
1101: 135
1110: 27
1111: 24.923052
AMD Geode™ SC3200 Processor Data Book
Reset Value: 00001400h
Reset Value: 00000000h
Reset Value: 00000000h
Reset Value: 00000000h
Reset Value: 00000000h

Related parts for sc3200