cy28445-5 SpectraLinear Inc, cy28445-5 Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
cy28445-5
Manufacturer Part Number
cy28445-5
Description
Clock Generator For Intel Calistoga Chipset
Manufacturer
SpectraLinear Inc
Datasheet
1.CY28445-5.pdf
(26 pages)
Rev 1.1, June 30, 2007
Byte 4: Control Register 4
Byte 5: Control Register 5
Byte 6: Control Register 6
Bit
Bit
Bit
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
@Pup
@Pup
@Pup
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
LCD100M[T/C]
DOT96[T/C]
SRC[T/C]
PCIF1
PCIF0
CPU[T/C]2
CPU[T/C]1
CPU[T/C]0
SRC[T/C]
CPU[T/C]2
CPU[T/C]1
CPU[T/C]0
SRC[T/C]
CPU[T/C]2
CPU[T/C]1
CPU[T/C]0
TEST_SEL
TEST_MODE
REF1
REF0
Name
Name
Name
REF/N or Tri-state Select
0 = Tri-state, 1 = REF/N Clock
Test Clock Mode Entry Control
0 = Normal operation, 1 = REF/N or Tri-state mode,
REF0 Output Drive Strength
0 = Low, 1 = High
REF0 Output Drive Strength
0 = Low, 1 = High
LCD100M[T/C] PWRDWN Drive Mode
0 = Driven in PWRDWN, 1 = Tri-state
DOT PWRDWN Drive Mode
0 = Driven in PWRDWN, 1 = Tri-state
SRC[T/C] Stop Drive Mode when CLKREQ# asserted
0 = Driven, 1 = Tri-state
Allow control of PCIF1 with assertion of SW and HW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
Allow control of PCIF0 with assertion of SW and HW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
Allow control of CPU[T/C]2 with assertion of CPU_STP#
0 = Free running, 1 = Stopped with CPU_STP#
Allow control of CPU[T/C]1 with assertion of CPU_STP#
0 = Free running, 1 = Stopped with CPU_STP#
Allow control of CPU[T/C]0 with assertion of CPU_STP#
0 = Free running, 1 = Stopped with CPU_STP#
SRC[T/C] Stop Drive Mode
0 = Driven when PCI_STP# asserted,1 = Tri-state when PCI_STP#
asserted
CPU[T/C]2 Stop Drive Mode
0 = Driven when CPU_STP# asserted,1 = Tri-state when CPU_STP#
asserted
CPU[T/C]1 Stop Drive Mode
0 = Driven when CPU_STP# asserted,1 = Tri-state when CPU_STP#
asserted
CPU[T/C]0 Stop Drive Mode
0 = Driven when CPU_STP# asserted,1 = Tri-state when CPU_STP#
asserted
SRC[T/C] PWRDWN Drive Mode
0 = Driven when PD asserted,1 = Tri-state when PD asserted
CPU[T/C]2 PWRDWN Drive Mode
0 = Driven when PD asserted,1 = Tri-state when PD asserted
CPU[T/C]1 PWRDWN Drive Mode
0 = Driven when PD asserted,1 = Tri-state when PD asserted
CPU[T/C]0 PWRDWN Drive Mode
0 = Driven when PD asserted,1 = Tri-state when PD asserted
Description
Description
Description
CY28445-5
Page 7 of 26