cy28548 SpectraLinear Inc, cy28548 Datasheet - Page 11

• Manufacturer Part Number: cy28548
• Description: Clock Generator For Intel Crestline Chipset
• Manufacturer: SpectraLinear Inc

Rev 1.5 September 16, 2008
Byte 10: Control Register 10 (continued)
Byte 11: Control Register 11
Byte 12: Byte Count
Byte 13: Control Register 13
Bit
Bit
Bit
Bit
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
@Pup
@Pup
@Pup
@Pup
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
1
1
1
0
1
1
CPU1 Stop Enable
CPU0 Stop Enable
PCI/ PCIF_DSC1
SATA_SS_EN
SRC_DIV_EN
CPU_DIV_EN
PLL1_Spread
PCI_DIV_EN
USB_DSC1
CPU[T/C]2
PLL2_EN
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Name
Name
Name
Name
BC5
BC4
BC3
BC2
BC1
BC0
PLL2 power down
0 = Power down, 1 = Power up
SRC divider disable
0 = Disabled, 1 = Enabled
PCI divider disable
0 = Disabled, 1 = Enabled
CPU divider disable
0 = Disabled, 1 = Enabled
Enable CPU_STOP# control of CPU1
0 = Free running, 1= Stoppable
Enable CPU_STOP# control of CPU0
0 = Free running, 1= Stoppable
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Byte count
Byte count
Byte count
Byte count
Byte count
Byte count
USB drive strength 1 of 3(See Byte 17 for more setting)
0 = Low, 1= High
0 = Low, 1 = High
Select percentage of spread for PLL1
0 = 0.5%, 1=1%
Enable SATA spread modulation,
0 = Spread Disabled, 1 = Spread Enabled
Allow control of CPU2 with assertion of CPU_STOP#
0 = Free running, 1 = Stopped with CPU_STOP#
PCI drive strength 1 of 3(See Byte 17 & 18 for more setting)
Description
Description
Description
Description
CY28548
Page 11 of 30