MT312 Zarlink Semiconductor, MT312 Datasheet - Page 86
MT312
Manufacturer Part Number
MT312
Description
Satellite Channel Decoder
Manufacturer
Zarlink Semiconductor
Datasheet
1.MT312.pdf
(89 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT312C
Manufacturer:
ZARLINK
Quantity:
20 000
Company:
Part Number:
MT312C CG
Manufacturer:
MICRON
Quantity:
13
Part Number:
MT312CCG
Manufacturer:
ZARLINK
Quantity:
20 000
14.1
Read/Write Register Map
DISEQC2_CTRL1 121
DISEQC2_CTRL2 122
QPSK_STAT_EN 32
DISEQC_MODE 22
DISEQC_RATIO 35
DISEQC_INSTR 36
FEC_STAT_EN
SYM_RATE_H
SYM_RATE_L
QPSK_CTRL
FEC_SETUP
IE_QPSK_H
IE_QPSK_M
MON_CTRL
IE_QPSK_L
AGC_CTRL
GPP_CTRL
VIT_MODE
AGC_REF
OP_CTRL
SYS_CLK
FR_OFF
CONFIG
IE_FEC
FR_LIM
RESET
NAME
GO
Read/Write Register Map
ADR
103
127
20
21
23
24
25
26
27
28
29
30
31
33
34
37
38
39
41
96 MANUAL MOCLK BKERIV MCLKINV EN_TEI
97
ERR_IND
Reserved
Reserved
Reserved
Reserved
Reserved
SEARCH
FR_312
AUT_IQ
DIS_SR
312_EN
bit-7
QPSK_STAT_EN[7:0] Enable various QPSK outputs on STATUS pin
MIN_PULS_PER
MOCLK_RATIO[3:0]
IE_QPSK[15:8] Interrupt enable QPSK (middle byte)
ENCL_KO DIS_DS DIS_RS DIS_VIT EN_PRS
IE_QPSK[23:16] Interrupt enable QPSK (high byte)
V_IQ_SP CR_7/8
Q_IQ_SP Reserved Reserved Reserved AFC_M Reserved ROLL_20 R/W 00
SYS_CLK[7:0] - System clock frequency x2 in MHz
Reserved
2W_PAS
SR_FMT
PR_312
DSS_B
IE_QPSK[7:0] Interrupt enable QPSK (low byte)
bit-6
HV
AGC_REF[7:0] AGC reference level
SYM_RATE[7:0] in MS/s (low byte)
FR_OFF[7:0] - Freq. Offset in MHz
IE_FEC[7:0] Interrupt enable FEC
Zarlink Semiconductor Inc.
Reserved
DISEQC INSTRuction length
FR_QP
DSS_A
DISEQC_INSTRuction[7:0]
bit-5
AGC_SD[1:0]
DISEQC2_CTRL1 [7:8]
MT312
DISEQC_RATIO[7:0]
Reserved
GPP_DIR[2:0]
FR_LIM[6:0] - Freq. Limit in MHz
86
SYM_RATE[13:8] in MS/s (high byte)
PR_QP FR_VIT PR_VIT PR_BA
CR_6/7
BPSK PLL_FACTOR[1:0] CRYS15 ADC EXT R/W 08
bit-4
TONE_EXT_PER
DS_Lock BA_lock VIT_lock BER_tog R/W 14
CR_5/6 CR_3/4 CR_2/3
bit-3
BSO
MON_CTRL[3:0] Monitor control
AGC_BW[2:0]
bit-2
GPP_PIN[2:0]
22kHz mode
BA_LK[2:0]
MAX_TONE_PER R/W D4 35
bit-1
DS_LK[1:0]
AGC_SL R/W 26
PR_DS R/W 00
CR_1/2 R/W 44
bit-0
GO
Design Manual
R/W 20
R/W 00
R/W 1B
R/W 80
R/W 00
R/W 00
R/W 00
R/W 00
R/W 00
R/W 00
R/W 00
R/W 00
R/W 00
R/W 00
R/W 00
R/W 67
R/W 03
R/W 00
R/W 00
R/W 00
hex
Def
Page
29
24
33
39
39
41
42
42
43
43
43
49
44
50
25
34
34
30
30
54
54
62
50
63
35
21