LTC1096 Linear Technology, LTC1096 Datasheet - Page 14

no-image

LTC1096

Manufacturer Part Number
LTC1096
Description
Micropower Sampling 8-Bit Serial I/O A/D Converters
Manufacturer
Linear Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LTC1096ACN8
Manufacturer:
LT
Quantity:
2 000
Part Number:
LTC1096ACN8#PBF
Manufacturer:
LT
Quantity:
2 000
Part Number:
LTC1096ACS8
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC1096ACS8
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC1096ACS8#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC1096ACS8#TRPBF
Manufacturer:
HOT
Quantity:
8 457
Part Number:
LTC1096AIN8
Manufacturer:
LT
Quantity:
2 000
Part Number:
LTC1096AIS8
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC1096AIS8#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC1096AIS8#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
LTC1096/LTC1096L
LTC1098/LTC1098L
A
Data Transfer
The CLK synchronizes the data transfer with each bit being
transmitted on the falling CLK edge and captured on the
rising CLK edge in both transmitting and receiving sys-
tems. The LTC1098(L) first receives input data and then
transmits back the A/D conversion result (half duplex).
Because of the half duplex operation, D
tied together allowing transmission over just three wires:
CS, CLK and DATA (D
Data transfer is initiated by a falling chip select (CS) signal.
After CS falls the LTC1098(L) looks for a start bit. After the
start bit is received, the 3-bit input word is shifted into the
D
conversion. After one null bit, the result of the conversion
14
IN
PPLICATI
input which configures the LTC1098(L) and starts the
MSB-FIRST DATA (MSBF = 1)
MSB-FIRST DATA (MSBF = 0)
*AFTER COMPLETING THE DATA TRANSFER, IF FURTHER CLOCKS ARE APPLIED WITH CS LOW, THE ADC WILL OUTPUT ZEROS INDEFINITELY.
D
D
D
D
OUT
IN
OUT
IN
CLK
CLK
t
t
suCS
CS
suCS
CS
HI-Z
HI-Z
O
START
START
U
t
t
WAKEUP
WAKEUP
IN
S
Figure 2. LTC1098(L) Operating Sequence Example: Differential Inputs (CH
SGL/
SGL/
DIFF
DIFF
t
t
SMPL
SMPL
/D
I FOR ATIO
OUT
U
ODD/
SIGN
ODD/
SIGN
).
MSBF
MSBF
NULL
NULL
BIT
BIT
W
IN
(MSB)
(MSB)
and D
B7
B7
B6
B6
OUT
t
U
CYC
B5
B5
t
t
CONV
CONV
may be
B4
DON'T CARE
B4
B3
B3
B2
B2
ADDRESS IN
is output on the D
CS should be brought high. This resets the LTC1098(L) in
preparation for the next data exchange.
The LTC1096(L) does not require a configuration input
word and has no D
as shown in the LTC1096(L) operating sequence. After CS
falls, the first CLK pulse enables D
t
CYC
SHIFT MUX
B1
B1
CS
B0*
B0
D
DON'T CARE
IN
B1
POWER
DOWN
1
1 NULL BIT
Hi-Z
B2
OUT
IN
D
B3
OUT
pin. A falling CS initiates data transfer
line. At the end of the data exchange
SHIFT A/D CONVERSION
RESULT OUT
1
B4
+
B5
, CH
B6
)
D
OUT
IN
B7*
2
. After one null bit,
POWER
DOWN
Hi-Z
D
LTC1096/98 F02
OUT
2
LTC1096/98 • AI01

Related parts for LTC1096