CS8405A Cirrus Logic, CS8405A Datasheet - Page 28

• Manufacturer Part Number: CS8405A
• Description: 96 KHZ DIGITAL AUDIO INTERFACE TRANSMITTER
• Manufacturer: Cirrus Logic

11. PIN DESCRIPTION - HARDWARE MODE
28
COPY/C
VL2+
VD+
VL3+
VL+
VL4+
EMPH
SFMT0
SFMT1
DGND6
DGND3
DGND
RST
APMS
TCBLD
ILRCK
ISCLK
SDIN
TCBL
20
23
27
22
10
11
12
13
14
15
1
2
6
3
4
5
7
8
9
COPY Channel Status Bit/C Bit (Input) - In hardware mode A (CEN = 0), the COPY/C and ORIG pins
determine the state of the Copyright, Pro, and L Channel Status bits in the outgoing AES3 data stream,
see Table 2. In hardware mode B, the COPY/C pin becomes the direct C bit input data pin.
Positive Digital Power (Input) - Typically +5 V. VD+ must be +5 V, the other VL+ pins may be operated
at (CEN = 0)+3.3 V
Pre-Emphasis Indicator (Input) - In hardware mode A (CEN = 0), the EMPH pin low sets the 3 empha-
sis channel status bits to indicate 50/15 µs pre-emphasis of the transmitted audio data. If EMPH is high,
then the three EMPH channel status bits are set to 000, indicating no pre-emphasis.
Serial Audio Data Format Select (Input) - select the serial audio input port format. See Table 3.
Digital Ground (Input) - Ground for the digital section.
Reset (Input) - When RST is low, the CS8405A enters a low power mode and all internal states are
reset. On initial power up, RST must be held low until the power supply is stable, and all input clocks are
stable in frequency and phase. This is particularly true in hardware mode with multiple CS8405A
devices, where synchronization between devices is important.
Serial Audio Data Port Master/Slave Select (Input) - APMS should be connected to VL+ to set serial
audio input port as a master or connected to DGND to set the port as a slave.
Transmit Channel Status Block Direction (Input) - Connect TCBLD to VL+ to set TCBL as an output.
Connect TCBLD to DGND to set TCBL as an input.
Serial Audio Input Left/Right Clock (Input/Output) - Word rate clock for the audio data on the SDIN
pin.
Serial Audio Bit Clock (Input/Output) - Serial bit clock for audio data on the SDIN pin.
Serial Audio Data Port (Input) - Audio data serial input pin.
Transmit Channel Status Block Start (Input/Output) - When operated as output, TCBL is high during
the first sub-frame of a transmitted channel status block, and low at all other times. When operated as
input, driving TCBL high for at least three OMCK clocks will cause the next transmitted sub-frame to be
the start of a channel status block.
CS8405A
DS469PP4