MT90502 Zarlink Semiconductor, Inc., MT90502 Datasheet - Page 5

• Manufacturer Part Number: MT90502
• Description: Multi-Channel AAL2 SAR
• Manufacturer: Zarlink Semiconductor, Inc.

Pin Description (continued)
EPBGA Pin
B8, A8, D7,
C7, B7, A7,
A2, D4, A1,
E3, E2, E1,
F3, F2, F1,
A3, B3, B2
D10, C10,
A12, C11,
B11, A11,
B10, A10
D6, C6
G4, G3
B1, C2
B12
D17
C17
B17
C9
D5
D8
C8
D3
C1
D2
G1
G2
D1
H3
A6
B6
E4
A4
B4
J4
L1
rxa_addr[4:0]
txa_addr[2:0]
txa_addr[4]
txa_addr[3]
1. rxa_clav
2. txb_clav
1. txb_clav
2. rxb_clav
1. rxb_clav
2. rxa_enb
1. txb_enb
2. txb_enb
1. rxb_enb
2. rxb_enb
2. txc_clav
1. txc_clav
1. txc_enb
2. txc_enb
rxa_d[7:0]
rxb_alarm
txb_d[7:0]
rxb_d[4:0]
rxb_d[7:5]
txc_d[7:0]
rxa_prty
rxb_prty
txb_prty
txc_prty
txb_soc
rxb_soc
txc_soc
rxc_soc
rxb_led
txb_led
rxb_clk
txb_clk
txc_clk
rxc_clk
Name
1. UTOPIA port A RX Cell Available (in ATM)
2. UTOPIA port A RX Enable (in PHY)
UTOPIA port A RX Data bus
UTOPIA port A RX Parity
UTOPIA port B TX LED
UTOPIA port B RX LED
UTOPIA port B PHY alarm
UTOPIA port B TX clock
UTOPIA port B TX Start of Cell
1. UTOPIA port B TX Enable (in ATM)
2. UTOPIA port B TX Cell Available (in PHY)
1. UTOPIA port B TX Cell Available (in ATM)
2. UTOPIA port B TX Enable (in PHY)
UTOPIA port B TX Data bus
UTOPIA port B TX Parity
UTOPIA port B RX clock
UTOPIA port B RX Start of Cell. txa_addr[4] when UTOPIA is configured as single
PHY port.
1. UTOPIA port B RX Enable (in ATM)
2. UTOPIA port B RX Cell Available (in PHY)
1. UTOPIA port B RX Cell Available (in ATM)
2. UTOPIA port B RX Enable (in PHY)
UTOPIA port B RX Data bus [4:0]. rxa_addr[4:0] when UTOPIA is configured as
single PHY port.
UTOPIA port B RX Data bus [7:5]. txa_addr[2:0] when UTOPIA is configured as
single PHY port.
UTOPIA port B RX Parity. txa_addr[3] when UTOPIA is configured as single PHY
port.
UTOPIA port C TX clock
UTOPIA port C TX Start of Cell
1. UTOPIA port C TX Enable (in ATM)
2. UTOPIA port C TX Cell Available (in PHY)
1. UTOPIA port C TX Cell Available (in ATM)
2. UTOPIA port C TX Enable (in PHY)
UTOPIA port C TX Data bus
UTOPIA port C TX Parity
UTOPIA port C RX clock
UTOPIA port C RX Start of Cell
Description (see notes 1-8)
Preliminary Information
MT90502
5